Perceptron Implementation of Triple-Valued Logic Operations

Slides:



Advertisements
Similar presentations
ADDER, HALF ADDER & FULL ADDER
Advertisements

Digital Circuits. Review – Getting the truth table The first step in designing a digital circuit usually is to get the truth table. That is, for every.
Conversion and Coding (12)10.
Neural Network I Week 7 1. Team Homework Assignment #9 Read pp. 327 – 334 and the Week 7 slide. Design a neural network for XOR (Exclusive OR) Explore.
Maximum Likelihood Sequence Detection (MLSD) and the Viterbi Algorithm
Digital Circuit Why Digital Circuit? – Digital signals ( 0 and 1) are very easy to handle with electronic circuits only 2 states needed: Switch ON or OFF,
©2008 The McGraw-Hill Companies, Inc. All rights reserved. Digital Electronics Principles & Applications Seventh Edition Chapter 10 Arithmetic Circuits.
CS 105 Digital Logic Design
XOR, XNOR, and Binary Adders
Digital Logic Lecture 08 By Amr Al-Awamry. Combinational Logic 1 A combinational circuit consists of an interconnection of logic gates. Combinational.
1 PSO-based Motion Fuzzy Controller Design for Mobile Robots Master : Juing-Shian Chiou Student : Yu-Chia Hu( 胡育嘉 ) PPT : 100% 製作 International Journal.
1 Introduction to Artificial Neural Networks Andrew L. Nelson Visiting Research Faculty University of South Florida.
Machine Learning. Learning agent Any other agent.
XOR and XNOR Logic Gates. XOR Function Output Y is TRUE if input A OR input B are TRUE Exclusively, else it is FALSE. Logic Symbol  Description  Truth.
Digital Electronics Understanding truth tables. AND gate How many lines did a 2-input AND gate truth table have? ABZ (output) Answer:4.
Explorations in Neural Networks Tianhui Cai Period 3.
Conversion and Coding (12) 10. Conversion and Coding (12) Conversion.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
ADDERS Half Adders Recall that the basic rules of binary addition are as indicated below in Table 2-9. A circuit known as the half-adder carries out these.
NEURAL NETWORKS FOR DATA MINING
Department of Communication Engineering, NCTU
Lecture 9 Topics: –Combinational circuits Basic concepts Examples of typical combinational circuits –Half-adder –Full-adder –Ripple-Carry adder –Decoder.
Features of Biological Neural Networks 1)Robustness and Fault Tolerance. 2)Flexibility. 3)Ability to deal with variety of Data situations. 4)Collective.
ARITHMETIC MICRO OPERATIONS
Universal college of engineering & technology. .By Harsh Patel)
Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-bit Parallel Adder Babu, H. M. H. Chowdhury, A.R, “Design of a reversible binary.
Behavioral Fault Model for Neural Networks A. Ahmadi, S. M. Fakhraie, and C. Lucas Silicon Intelligence and VLSI Signal Processing Laboratory, School of.
Digital Integrated Circuit Design Laboratory Department of Computer Science and Information Engineering National Cheng Kung University Experiment on digital.
Combinational Circuits
Theory of computing, part 4. 1Introduction 2Theoretical background Biochemistry/molecular biology 3Theoretical background computer science 4History of.
Perceptrons Michael J. Watts
Bab 5 Classification: Alternative Techniques Part 4 Artificial Neural Networks Based Classifer.
C OMBINATIONAL L OGIC D ESIGN 1 Eng.Maha AlGubali.
Electrical Engineering Engineering the Future Digital Circuits Fundamentals Hands-on Full-Adder Simulation (afternoon)
Explain Half Adder and Full Adder with Truth Table.
Decoder Chapter 12 Subject: Digital System Year: 2009.
CHAPTER 7 MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
ECE 3130 Digital Electronics and Design
ECE 3130 Digital Electronics and Design
Neural Networks.
2's Complement Arithmetic
Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables, logic gates,
Introduction to Computer Science - Lecture 6
Combinational Circuits
Reference: Moris Mano 4th Edition Chapter 4
Principles & Applications
Summary Half-Adder Basic rules of binary addition are performed by a half adder, which has two binary inputs (A and B) and two binary outputs (Carry out.
XOR, XNOR, and Binary Adders
CS105 Introduction to Computer Concepts GATES and CIRCUITS
XOR, XNOR, & Binary Adders
Week 7: Gates and Circuits: PART II
Digital Logic.
Number Systems and Circuits for Addition
13 Digital Logic Circuits.
DESIGN OF SEQUENTIAL CIRCUITS
Digital Logic.
DIGITAL ELECTRONICS B.SC FY
Overview Part 3 – Additional Gates and Circuits 2-8 Other Gate Types
Chapter 10.3 and 10.4: Combinatorial Circuits
XOR, XNOR, and Binary Adders
C Model Sim (Fixed-Point) -A New Approach to Pipeline FFT Processor
XOR Function Logic Symbol  Description  Truth Table 
design entry (schematic capture, VHDL, truth table and etc.)
Adder Circuits By: Asst Lec. Basma Nazar
Combinational circuits design
Digital Circuits.
XOR, XNOR, and Binary Adders
Arithmetic Circuits.
Carryout bit? Carryout bit is ‘1’ also on four cases. When a, b and carryin are 110, 101, 011, 111. Does it mean that we need a similar circuit as sum?
Sanguthevar Rajasekaran University of Connecticut
Presentation transcript:

Perceptron Implementation of Triple-Valued Logic Operations Reporter: Changbing Tang Advisors: Fangyue Chen, Xiang Li Adaptive Networks and Control Laboratory, Department of Electronic Engineering, Fudan University

Outline • Introduction • Basic concepts of MVLFs • Perceptron implementation of the MVLFs A. DNA-Like learning algorithm of the n–kVLF B. Inverse offset-level method C. Realization of “XOR” Operation D. Realization of the Half-Adder C. B Tang, F. Y Chen, X. L, “Perceptron Implementation of Triple-Valued Logic Operations.” IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II, VOL. 58, NO. 9, SEPTEMBER 2011.

Introduction Multiple-valued logic(MVL) has attracted considerable attention in many fields, ranging from artificial neural networks (ANNs) to circuit design techniques.

How to implement these MVLFs? Previous works ANNs become a powerful tool for implementing the multiple-valued functions. Circuit design techniques have been applied to perform the basic MVL operations. Our method DNA-like learning algorithm Perceptron Inverse offset-level method

Basic concepts of MVLF An n-input k-valued logic function (n–kVLF) is a map 𝑭: {𝟎,𝟏,⋯,𝒌−𝟏} 𝒏 → 𝟎,𝟏,⋯,𝒌−𝟏 , 𝑭 𝒙 =𝒗 (1) 𝑝= 𝑖=1 𝑛 𝑥 𝑖 ∙ 𝑘 𝑛−𝑖 be the decimal code of the input window 𝑥. The map (1) can be rewritten as 𝑭 𝒙 (𝒑) = 𝒗 𝒑 (𝒑=𝟎,𝟏,⋯, 𝒌 𝒏 −𝟏) (2) Such a map can generate the output symbol tape [ 𝑣 0 , 𝑣 1 ,⋯, 𝑣 𝑘 𝑛 −1 ] consisting of 𝑘 𝑛 symbols Conversely, [ 𝑣 0 , 𝑣 1 ,⋯, 𝑣 𝑘 𝑛 −1 ]determines completely an n–kVLF.

An example for 2–3VLF 𝟑 (𝟑 𝟐 ) 𝟑 𝟐 input Output tape windows Windows (0, 0) (0, 1) (0, 2) (1, 0) (1, 1) (1, 2) (2, 0) (2, 1) (2, 2) 0 0 0 0 0 0 ⋯ 2 2 2 0 0 0 0 0 0 ⋯ 2 2 2 0 0 0 1 1 1 ⋯ 2 2 2 0 1 2 0 1 2 ⋯ 0 1 2 𝟑 (𝟑 𝟐 ) Output tape 𝟑 𝟐 input windows

Perceptron Implementation The ANNs implementation of the n–kVLF is equivalent to design a perceptron, i.e., finding the weight vector 𝑊 = ( 𝑤 1 , 𝑤 2 , . . . , 𝑤 𝑛 ) 𝑇 ∈ 𝑅 𝑛 and the threshold value 𝜃 such that 𝒗 𝒑 =𝒇( 𝒊=𝟏 𝒏 𝒘 𝒊 ∙ 𝒙 𝒊 𝒑 −𝜽) (3)

Some definition 𝜎 𝑝 = 𝑊 𝑇 ∙ 𝑥 𝑝 = 𝑖=1 𝑛 𝑤 𝑖 ∙ 𝑥 𝑖 𝑝 𝜎 𝑝 = 𝑖=1 𝑛 𝑤 𝑖 ∙ 𝑥 𝑖 𝑝 −𝜃 excitative sequence: {𝜎 𝑝 } 𝑝=0 𝑘 𝑛 −1 offset-level sequence: { 𝜎 𝑝 } 𝑝=0 𝑘 𝑛 −1 Transition of the output symbol tape [ 𝑣 0 , 𝑣 1 ,⋯, 𝑣 𝑘 𝑛 −1 ] on sequences {𝜎 𝑝 } 𝑝=0 𝑘 𝑛 −1 as

Perceptron implementation of the MVLFs --- DNA-like learning algorithm of the n–kVLF In [1], the concept of a DNA-like sequence was introduced, which was similar to the DNA sequence in the biological systems. In this paper, the concept is extended to the n–kVLF. [1] F. Y. Chen, G. R. Chen, G. L. He, X. B. Xu, and Q. B. He, “Universal perceptron and DNA-like learning algorithm for binary neural networks: LSBF and PBF implementations,” IEEE Trans. Neural Netw., vol. 20, no. 10, pp. 1645–1658, Oct. 2009.

An example for k=3

DNA-like learning algorithm of n–kVLF

Perceptron implementation of the MVLFs --- Inverse offset-level method Take 2-3VLF as an example For a 2-3VLF, its 3 2 input windows and its output is 𝑣 = 𝑓 𝑤 1 𝑥 1 + 𝑤 2 𝑥 2 − 𝜃 (4) Let 𝜎 𝑝 = 𝑤 1 𝑥 1 + 𝑤 2 𝑥 2 − 𝜃, 𝑥 1 , 𝑥 2 {0, 1, 2}, where 𝑝 = 3 1 𝑥 1 + 3 0 𝑥 2 .

Perceptron implementation of the MVLFs ---Realization of “XOR” Operation “XOR” is represented as: 𝑥 1 ⊗ 𝑥 2 =( 𝑥 1 ⋀ 𝑥 2 )⋁( 𝑥 1 ⋀ 𝑥 2 ) The output tape of the “XOR” operation is [0, 1, 2, 1, 1, 1, 2, 1, 0]. Traditional method Our method: only one Perceptron

Perceptron implementation of the 2-3 VLF --- Realization of the Half-Adder The half-adder is a well-known function in digital electronics, and its functionality can be summarized by the mechanism given by inputs 𝑥 1 and 𝑥 2 , which generates two outputs “SUM” and “CARRY”

Our method SUM: CARRY:

Thank You !