The SLAC Instrumentation and Control Platform

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
26-Sep-11 1 New xTCA Developments at SLAC CERN xTCA for Physics Interest Group Sept 26, 2011 Ray Larsen SLAC National Accelerator Laboratory New xTCA Developments.
SLAC uTCA review 4-5 June 2012 Anders J Johansson Lund University Some slides from Zheqiao Geng and Tom Himel)
Integrated Tests of a High Speed VXS Switch Card and 250 MSPS Flash ADC Hai Dong, Chris Cuevas, Doug Curry, Ed Jastrzembski, Fernando Barbosa, Jeff Wilson,
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
RF Synchronisation Issues
Development of an ATCA IPMI Controller Mezzanine Board to be used in the ATCA developments for the ATLAS Liquid Argon upgrade Nicolas Dumont Dayot, LAPP.
Engineering 1040: Mechanisms & Electric Circuits Fall 2011 Introduction to Embedded Systems.
Status of mTCA Stripline BPM Development June 4-5, 2012 Dan Van Winkle for BPM team: Sonya Hoobler, Tom Himel, Jeff Olsen, Steve Smith, Till Straumann,
Wir schaffen Wissen – heute für morgen 24 August 2015PSI,24 August 2015PSI, Paul Scherrer Institut Status WP 8.2 RF Low Level Electronic Manuel Brönnimann.
Power Supply Controller Architecture
September 22, 2005 ESF Workshop-Perugia 1 Virgo Control Electronic upgrade Annecy/Pisa/EGO B.Mours.
Prototype of the Global Trigger Processor GlueX Collaboration 22 May 2012 Scott Kaneta Fast Electronics Group.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Pulsar II Hardware Overview Jamieson Olsen, Fermilab 14 April 2014
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Tomasz Czarski, Maciej Linczuk, Institute of Electronic Systems, WUT, Warsaw LLRF ATCA.
September 19-20, 2007 A.Zaltsman EBIS RF Systems RF System Overview Alex Zaltsman September 19-20, 2007 DOE Annual Review.
Slide ‹Nr.› l © 2015 CommAgility & N.A.T. GmbH l All trademarks and logos are property of their respective holders CommAgility and N.A.T. CERN/HPC workshop.
XTCA projects (HW and SW) related to ATLAS LAr xTCA interest group - CERN 07/03/2011 Nicolas Letendre – Laurent Fournier - LAPP.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser 1 Frank Ludwig, DESY XFEL-LLRF-ATCA Meeting, 3-4 December 2007 Downconverter Cavity Field.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
BPM stripline acquisition in CLEX Sébastien Vilalte.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3 December 2007 The Importance.
Timing System R+D for the NLC Josef Frisch. NLC and PEPII Phase and Timing Requirements (approximate)
Digital RF control at LBNL Gang Huang on behalf of the LBNL LLRF team LLRF2015.
1 Hardware Tests of Compute Node Carrier Board Hao Xu IHEP, CAS.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
AMC-based Upgrade of Compute Node Hao XU Trigger group of IHEP, Beijing PANDA DAQT and FEE Workshop, Rauischholzhausen Castle April 2010.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3 December 2007 The Importance.
Krzysztof Czuba, ISE, Warsaw ATCA - LLRF project review, DESY, Dec , XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Master Oscillator.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź, DMCS ATCA LLRF project review, DESY, 3-4.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Andrew Young SLAC TID-AIR Technology Innovation Directorate
Cosmic Microwave Technology, Inc.
MicroTCA Development and Status
DAQ ACQUISITION FOR THE dE/dX DETECTOR
DAQ read out system Status Report
RF acceleration and transverse damper systems
LCLS_II High Rep Rate Operation and Femtosecond Timing
Test Boards Design for LTDB
Future Hardware Development for discussion with JLU Giessen
Readout electronics for aMini-matrix DEPFET detectors
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
New xTCA Developments at SLAC
The WaveDAQ System for the MEG II Upgrade
The ELENA BPM System. Status and Plans.
LATOME LAPP Nicolas Dumont Dayot on behalf of the LAPP team
RF Synchronisation Issues
Electronics for Physicists
LHC BLM system: system overview
MTCA.4 Based Local Oscillator and Clock Generation Module for the European XFEL. Uroš Mavrič on Behalf of the MSK Group / DESY and ISE / Technical University.
Electronics requirements for special diagnostics for the XFEL
Front-end electronic system for large area photomultipliers readout
Timing System GSI R. Bär / U. Krause 15. Feb. 2008
Commodity Flash ADC-FPGA Based Electronics for an
New PSB beam control rf clock distribution
Electronics for Physicists
Status of TTF HOM Project Aug 9, 2005
EVLA Advisory Panel Mtg. System Overview
Breakout Session SC3 – Undulator
Presentation transcript:

The SLAC Instrumentation and Control Platform R. Claus, M. D’Ewart , J. Dusatko, R. Herbst, K. Kim , L. Ma , U. Legat, J. Olsen, B. Reese, L. Ruckman, L Sapozhnikov, S. Smith, T. Straumann J. Vasquez D. Van Winkle , M. Weaver, E. Williams, C. Xu, A. Young

The ATCA Common Platform Developed at SLAC for high performance distributed control systems Based on the Advanced Telecommunications Computing Architecture (ATCA) Growing multi-billion dollar market Continuously improving technology High density, backplane carries all global signals     ATCA Crate “shelf” Standard hardware, SLAC application: Available from 1 slot to 16 slot Power supply with hot swap Management Networks Cooling Designed for high-reliability applications

Common Platform SLAC hardware and software application on ATCA 1: Carrier Card 2: Crate 3: RTM Each carrier supports 2 AMC application cards Carrier card: FPGA, memory, backplane connections AMC cards: ADCs, DACs, high performance front end electronics RTM: General purpose IO, extra networks, miscellaneous

ATCA Backplane (As used in SLAC Common Platform) Ethernet for data / control (10Gbit, 10/40 uplink) IPMI 10G / 40G data Timing data stream (3.75Gbit) MPS Slot 1 switch Machine protection / uplink (1.25Gbit) IPMI management network Slot 2 payload payload Timing All carrier cards can also serve as slot 2 nodes For most applications, all networks are carried on the backplane, minimal external connections payload payload Single cards can be used with rear transition module networking payload payload payload Crates available from 1 to 16 cards

More on Backplane Networks IPMI provides control to power cycle and hot-swap individual cards. Operates independently of FPGAs on carrier cars. Ethernet network used for normal control and data. 10Gbit to each card from switch 10 or 40Gbit uplink to main network Timing data stream provides synchronization Each carrier card decodes the data stream to generate internal or external triggers. Multiple data streams supported: Micro-Research “event receiver” SLAC LCLS2 “timing system” Straightforward to support other serial timing systems Machine Protection / uplink Used at SLAC LCLS2 to provide an independent uplink path for interlock data. Available for other real-time uplink use if MPS is not required For typical applications there is one set of networks connected to the crate, but no networks to the individual cards

Carrier Card AMC ADC/DAC cards DRAM FPGA Connector to RTM Power supplies for AMCs Power connector Connector to backplane

Xilinx “Kintex Ultrascale” FPGA Carrier Card Xilinx “Kintex Ultrascale” FPGA KCU040 or KCU060: 2760 DSP slices, 200Gbit bidirectional bandwidth for ADC / DACs Power supplies for AMC cards +3V, +4V, +/- 6V, +/-15V, +12V (9A) No switching supplies required on AMCs for most applications 8GB DDR3 memory (in addition to 3MB on-chip fast memory) Supports Common Platform networks and management Carrier card is very complex but a single design is used for all applications

AMC Cards AMC = Advanced Mezzanine Card ATCA double width, full height AMC card. Fully backwards compliant with AMC standards, with additional features Full height card provides space for RF shielding and daughter cards Combined ADC / DAC and analog front end ADC/DAC requirements usually tied to a specific front end design Analog engineers can work independently of digital engineers A variety of AMC cards have been developed ADC/DAC, Loopback test, Beam position monitor, Parallel Digital IO, High speed serial IO, Precision trigger generator. Low level RF system, high performance ADC/DAC Some example AMC cards shown on the next slides

General Purpose A-D / D-A card 4X 16 bit 370 Ms/s ADC TI ADC16DX370 One channel for read back of timing system for precision synchronization (sub-sample) 2X 16 bit 370Ms/s DAC TI DAC37J82 ADC/DAC clock DAC driven VCXO for locked or unlocked operation Low phase noise clock oscillator Fast trigger reference output 2X DIN, 2X DOUT Fiber output for triggering Status: In Production Used for 300nm resolution cavity BPMs Larry. Ruckman

Stripline e-Beam Position Monitor BPM signal processing 300MHz, 30MHz BW filters Distributed amplification /attenuation for high linearity 370Ms/s ADC Calibration function Inject signals on BPM strips Measure induced signal in perpendicular strips Corrects for cable and electronics drifts Status: In Production 2 micron resolution at 180pC Andrew Young RF shields removed for picture

Low Level RF Controller 2 AMC cards on a single carrier (receiver shown). 10X RF input channels 1X RF output channel 2X fast DC ADC (370Ms/s) 300MHz to 3GHz range with different oscillator daughter cards Clocks and LO phaselocked to timing reference system. FPGA provides closed loop RF control. Very low measurement noise 4.3 femtoseconds RMS in 1MHz bandwidth 1 femtosecond RMS in 1KHz bandwidth Status: Operational Dan Van Winkle

High Speed A-D / D-A 4X 2.5Gs/s 14 bit ADC, 4X 2.5Gs/s 16 bit DAC 200Gbit/s raw ADC / DAC bandwidth, reduced in ADCs / DACS to 100Gbit/s to the FPGA Designed for cryogenic sensor arrays (RF MUX SQUID / TES detectors) [Kent Irwin et. al.] Cosmic microwave background High energy resolution X-ray detectors Designed to interface to RF daughter card RF multiplexing filters Synthesizers and mixers Status: Testing 1st prototype

Rear Transition Modules Direct connection to carrier card FPGA and to AMC cards 3X high speed serial lanes. 2X for network and timing data stream, 1 for on-board use Parallel digital IO to FPGA Digital IO to AMC modules – can be used for clocks or interlocking Often contain simple programmable logic (CPLD) for interlocks that need to be independent of the main FPGA code for high reliability operation. Several variants for different applications. Digital IO, laser locker, low level RF, interlocks, trigger output etc.

ATCA Common Platform Projects SLAC / LCLS Low Level RF upgrade 83 ATCA cards for SLAC LCLS operations Additional for SPEAR ring and FACET2 accelerator SLAC LCLS 2, Instrumentation Cavity BPMs, stripline BPMs, bunch length monitor, bunch charge monitor, machine protection, beam loss monitors Approximately 500 ATCA cards Cosmic microwave background telescope projects Approximately 100K sensor channels, 25 ATCA cards. LCLS2 cryogenic X-ray sensor Approximately 10K high bandwidth sensor channels, 10 ATCA cards. SLAC RF femtosecond timing system Laser locker, RF-over-fiber timing Approximately 30 ATCA cards