Deterministic Communication with SpaceWire

Slides:



Advertisements
Similar presentations
Distributed Systems Major Design Issues Presented by: Christopher Hector CS8320 – Advanced Operating Systems Spring 2007 – Section 2.6 Presentation Dr.
Advertisements

System Area Network Abhiram Shandilya 12/06/01. Overview Introduction to System Area Networks SAN Design and Examples SAN Applications.
More on Processes Chapter 3. Process image _the physical representation of a process in the OS _an address space consisting of code, data and stack segments.
1 SpaceWire Router ASIC Steve Parkes, Chris McClements Space Technology Centre, University of Dundee Gerald Kempf, Christian Toegel Austrian Aerospace.
Protocols and the TCP/IP Suite
A General approach to MPLS Path Protection using Segments Ashish Gupta Ashish Gupta.
Chapter 10 Introduction to Wide Area Networks Data Communications and Computer Networks: A Business User’s Approach.
University Of Maryland1 A Study Of Cyclone Technology.
ESA UNCLASSIFIED – For Official Use Deterministic Communication with SpaceWire Martin Suess CCSDS Spring Meeting /03/2015.
A General approach to MPLS Path Protection using Segments Ashish Gupta Ashish Gupta.
Internetworking Fundamentals (Lecture #2) Andres Rengifo Copyright 2008.
SpaceWire RMAP IP Core Steve Parkes, Chris McClements, Martin Dunstan
Semester 1 Module 8 Ethernet Switching Andres, Wen-Yuan Liao Department of Computer Science and Engineering De Lin Institute of Technology
1 The SpaceWire Internet Tunnel and the Advantages It Provides For Spacecraft Integration Stuart Mills, Steve Parkes Space Technology Centre University.
SpaceWire Standard Evolution
Implementing SpaceWire-D in RTEMS for the AT6981 Processor David Gibson David Paterson, Steve Parkes, Stuart Mills.
1 Albert Ferrer-Florit, Steve Parkes Space Technology Centre University of Dundee QoS for SpaceWire networks SpW-RT prototyping.
Common Devices Used In Computer Networks
Multiple Processor Systems. Multiprocessor Systems Continuous need for faster and powerful computers –shared memory model ( access nsec) –message passing.
SpaceWire-RT Steve Parkes, Albert Ferrer-Florit
Eric Keller, Evan Green Princeton University PRESTO /22/08 Virtualizing the Data Plane Through Source Code Merging.
Internetworking and ATM Lecture 8, April 30, 2003 Data Communications and Networks Mr. Greg Vogl Uganda Martyrs University.
05 October 2015 Peter Mendham The SpaceWire-PnP Protocol: Status and Relationship with SOIS.
Department of Electronic Engineering City University of Hong Kong EE3900 Computer Networks Introduction Slide 1 A Communications Model Source: generates.
QoS Support in High-Speed, Wormhole Routing Networks Mario Gerla, B. Kannan, Bruce Kwan, Prasasth Palanti,Simon Walton.
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
© Oxford University Press 2011 DISTRIBUTED COMPUTING Sunita Mahajan Sunita Mahajan, Principal, Institute of Computer Science, MET League of Colleges, Mumbai.
SpaceWire Plug-and-Play: A Roadmap Peter Mendham, Albert Ferrer Florit, Steve Parkes Space Technology Centre, University of Dundee 1.
Computer Networks with Internet Technology William Stallings
ESA UNCLASSIFIED – For Official Use SOIS Evaluation by the Primes F. Torelli (ESA) Software Reference Architecture - Focus on the Execution Platform ADCSS.
I/O Computer Organization II 1 Interconnecting Components Need interconnections between – CPU, memory, I/O controllers Bus: shared communication channel.
ESA UNCLASSIFIED – For Official Use Recap of SOIS Evaluation by the Primes F. Torelli (ESA) CCSDS Spring Meeting, 23/03/2015.
Central Engineering / ASG 74 Data Processing Advanced Studies Sev Gunes-Lasnet, Olivier Notebaert 2008, November 5th Prototype implementation of a routing.
William Stallings Data and Computer Communications
RIU as related to SOIS EDS Glenn Rakow CCSDS SOIS Spring Meeting 2013.
SpaceFibre Flight Software Workshop 2015
Chapter 13 – I/O Systems (Pgs ). Devices  Two conflicting properties A. Growing uniformity in interfaces (both h/w and s/w): e.g., USB, TWAIN.
CCSDS SOIS Working Group Meeting – Berlin, Germany 14th of October 2008 Prototyping of CCSDS SOIS services on 1553 Bus Sev Gunes-Lasnet, Olivier Notebaert.
SpaceWire and SpaceFibre on the Microsemi RTG4
Alessandro Leoni, Felix Siegle September, 2017
REAL-TIME OPERATING SYSTEMS
Chapter 13: I/O Systems Modified by Dr. Neerja Mhaskar for CS 3SH3.
Prototyping of CCSDS SOIS services on 1553 Bus
SciSys SOIS Prototyping Activities
From Bespoke to Standard Solid State Mass Memories
Operating Systems (CS 340 D)
Recap of SOIS Evaluation by the Primes
Overview Parallel Processing Pipelining
CS703 - Advanced Operating Systems
Switching Techniques In large networks there might be multiple paths linking sender and receiver. Information may be switched as it travels through various.
BIC 10503: COMPUTER ARCHITECTURE
Chapter 16: Distributed System Structures
Protocols and the TCP/IP Suite
Architecture of Parallel Computers CSC / ECE 506 Summer 2006 Scalable Programming Models Lecture 11 6/19/2006 Dr Steve Hunter.
CS703 - Advanced Operating Systems
DETERMINISTIC ETHERNET FOR SCALABLE MODULAR AVIONICS
Data Communication Networks
On-time Network On-chip
Process Description and Control
Process Description and Control
Process Description and Control
Process Description and Control
Process Description and Control
CSC3050 – Computer Architecture
Protocols and the TCP/IP Suite
Chapter 2 Processes and Threads 2.1 Processes 2.2 Threads
Universal Serial Bus (USB)
Chapter 13: I/O Systems.
Presentation transcript:

Deterministic Communication with SpaceWire Martin Suess CCSDS Spring Meeting 2015 23/03/2015

Overview Introduction SpaceWire-D Protocol Main Requirements Scheduling of SpaceWire Traffic SpaceWire-D Protocol Stack SpaceWire-D Prototyping Conclusion

Introduction SpaceWire is a widely used on-board data link standard for payload communication. The SpaceWire standard ECSS-E-ST-50-12C defines the point to point links as well as networks. The communication over the bi-directional SpaceWire links and the network is asynchronous, i.e. no synchronization between data sources. If communication channels share the same hardware resources the access is arbitrated. As result the message latency through the network is not fixed. The mean latency and the jitter around the mean is a function of many parameters: link speed, network traffic, network topology, segment or packet size. The maximum (worse case) latency has always an upper bound but this bound depends on many parameters. This makes it difficult to manage the latency in a system.

SpaceWire-D Main Protocol Requirements Provide deterministic data delivery Using Remote Memory Access Protocol (RMAP) ECSS-E-ST-50-52C as the basic communication mechanism. Operates on existing SpaceWire networks with current routing switches. Compatible with existing SpaceWire RMAP target devices. SpaceWire-D protocol initiator part can be implemented in software. Other SpaceWire packets can be sent without disrupting deterministic traffic Allows SpaceWire to be used for Time critical avionics applications (e.g. AOCS) Concurrently with regular payload data handling Basic service shall be very simple to implement

Determinism with a Single Initiator Initiating Node Data-Handling Processor Read Command Read Command SpaceWire Router Read Reply Read Reply Inst. 1 Inst. 2 Inst. 3 SpaceWire Router Inst. 4 Inst. 5 Mass Memory Target Nodes

Multiple Initiators Data-Handling Processor Read Command SpaceWire Router Read Command Inst. 1 Inst. 2 Inst. 3 SpaceWire Router Inst. 4 Inst. 5 Mass Memory

Determinism through Scheduling Data-Handling Processor 1 2 3 4 ... Y N Each initiator has a schedule table SpaceWire Router Inst. 1 Inst. 2 Inst. 3 Mass Memory 1 2 3 4 ... N Y Specifies in which time-slots an initiator is allowed to initiate an RMAP command

Time-Slot 0 Data-Handling Processor Y 1 N 2 N 3 Y 4 N ... Write Reply Y 1 N 2 N 3 Y 4 N ... Write Reply Write Command SpaceWire Router Inst. 1 Inst. 2 Inst. 3 Mass Memory N 1 Y 2 Y 3 N 4 N ...

Time-Slot 1 Data-Handling Processor Y 1 N 2 N 3 Y 4 N ... Y 1 N 2 N 3 Y 4 N ... SpaceWire Router Read Command Read Reply Inst. 1 Inst. 2 Inst. 3 Mass Memory N 1 Y 2 Y 3 N 4 N ...

Concurrent Data Transfer Data-Handling Processor Y 1 N 2 Y 3 Y 4 N ... Write Reply Write Command SpaceWire Router Read Command Read Reply Inst. 1 Inst. 2 Inst. 3 Mass Memory Doubles the effective network bandwidth N 1 Y 2 Y 3 N 4 N ...

Schedule Schedule arranged to avoid conflicting use of network resources In a single slot can have Parallel Initiators with non conflicting Targets or groups of Targets Single Initiator that can send commands to any Target The synchronization of the schedule between the SpaceWire-D initiators is achieved using SpaceWire Time-Codes.

SpaceWire-D Transaction SpaceWire RMAP transaction: Send an RMAP command Receive an RMAP reply Transaction Group A group of transactions that can fit into a single slot The basic entity which is scheduled on the network

SpaceWire-D Virtual Bus A “virtual bus” or “bus” comprises An initiator A group of targets it is allowed to talk to One or more slots for executing transactions between initiator and target Over a bus an initiator can Read or write to memory In a target node Two or more buses scheduled in the same slot Must not use the same resources (links)

SpaceWire-D Services Static Bus Deterministic. Transaction group sent one specific slot per schedule round. Dynamic Bus Not fully deterministic. Transaction group sent in one of several slots assigned to the virtual bus.

SpaceWire-D Services Asynchronous Bus Not deterministic. Individual transactions with priority grouped into transaction group and sent in one of several assigned slots. Packet Bus Sends and receives SpaceWire packets using RMAP. Packet segmented if necessary to fit into slot. One or more or part of a packet sent in one of several assigned slots.

SpaceWire-D Services SpaceWire- D provides 4 different services with different properties and applications Static Bus Service Dynamic Bus Service Asynchronous Bus Service Packet Bus Service

SpaceWire-D Services Static Bus Fully deterministic One slot assigned to it Group of transactions executed in specific time slot Can be a fixed or varying group of transactions

SpaceWire-D Services Dynamic Bus Not fully deterministic One or more slots assigned to it Group of transactions executed in one of several time slots Two buffers Current Transaction Group Next Transaction Group

SpaceWire-D Services Asynchronous Bus One or several slots are assigned to it Accepts individual transactions with priority Sorts out transaction group to be sent in next time-slot assigned to the bus Not deterministic Provides a means of reading and writing to memory in target devices without upsetting deterministic traffic Each bus has its own transaction queue

SpaceWire-D Services Packet Bus One or more slots assigned to it Accepts requests to send packet or receive packet Requests converted into RMAP transactions executed which are collected in a transaction group Not deterministic Provides a means of sending and receiving packets from target devices without upsetting deterministic traffic

SpaceWire-D Protocol Stack Initiator Target User Application User Application User Application Static Bus Initiator Dynamic Bus Initiator Async Bus Initiator SpaceWire-D Packet Bus Initiator Static Bus Target Dynamic Bus Target Async Bus Target Packet Bus Target RMAP RMAP Initiator RMAP Target SpaceWire SpaceWire SpaceWire Network

SpaceWire-D FDIR Fault Detection, Isolation and Recovery (FDIR) requirements have been considered from the beginning and addressed in SpaceWire-D. Initiator can monitor the completion of all transactions within the time slot. If an error is detected the network manager is informed to perform isolation and recovery. For faster failure isolation a schedule conscious bus guarding function can be integrated in the SpaceWire routing switches. This function is not yet available in current routing switches.

SpaceWire-D Prototype AT6981 Castor system-on-chip Used for both RMAP initiators and targets 8-port SpaceWire router Dedicated RMAP engines LEON2-FT processor Software built using the RTEMS real-time operating system Board support package ports the OS to the AT6981 board Link Analyser Mk2 used to monitor traffic USB Brick Mk2 used as time-code master

SpaceWire Prototype Castor-PXI Castor-PCIe Castor-PXI Link Analyser Mk2 Brick Mk2

SpaceWire-D Protocol Definition The SpaceWire-D protocol has been defined by the University of Dundee under ESA contract. Protocol requirements have been have been established with active involvement of two major European System Integrators (TAS-F, Airbus Defense & Space) The SpaceWire-D protocol specification has been regularly reviewed by ESA TAS-F Airbus D&S SpaceWire Working Group The prototype implementation is performed by UoD The protocol definition is very advanced SpaceWire-D Standard Draft D v0.15 (July 2014)

Conclusion SpaceWire-D addresses the need of deterministic data delivery over SpaceWire. Based on currently existing SpaceWire devices Routers RMAP Target devices RMAP Initiators Additional software to handle the protocol only required on Initiators. Further error resilience can be gained by introducing the bus guarding function in the routers. SpaceWire-D is planned for standardization in ECSS in 2016-2017