10/25/2005Comp 120 Fall 20051 October 25 Review for 2 nd Exam on Tuesday 27 October MUL not MULI Ask Questions!

Slides:



Advertisements
Similar presentations
Chapter 2: Data Manipulation
Advertisements

Machine cycle.
Programmable FIR Filter Design
Adding the Jump Instruction
Chapter 8: Central Processing Unit
ISA Issues; Performance Considerations. Testing / System Verilog: ECE385.
Comp Sci Floating Point Arithmetic 1 Ch. 10 Floating Point Unit.
 Suppose for a moment that you were asked to perform a task and were given the following list of instructions to perform:
361 div.1 Computer Architecture ECE 361 Lecture 7: ALU Design : Division.
Performance D. A. Patterson and J. L. Hennessey, Computer Organization & Design: The Hardware Software Interface, Morgan Kauffman, second edition 1998.
Midterm Wednesday Chapter 1-3: Number /character representation and conversion Number arithmetic Combinational logic elements and design (DeMorgan’s Law)
10/26/2004Comp 120 Fall October Only 11 to go! Questions? Today Exam Review and Instruction Execution.
Chapter 4 Processor Technology and Architecture. Chapter goals Describe CPU instruction and execution cycles Explain how primitive CPU instructions are.
The Processor 2 Andreas Klappenecker CPSC321 Computer Architecture.
1 Lecture-2 CS-120 Fall 2000 Revision of Lecture-1 Introducing Computer Architecture The FOUR Main Elements Fetch-Execute Cycle A Look Under the Hood.
Chapter 2.2 Machine Language.
Processor I CPSC 321 Andreas Klappenecker. Midterm 1 Thursday, October 7, during the regular class time Covers all material up to that point History MIPS.
The Processor Andreas Klappenecker CPSC321 Computer Architecture.
The Processor Data Path & Control Chapter 5 Part 1 - Introduction and Single Clock Cycle Design N. Guydosh 2/29/04.
KEY COMPONENTS OF A COMPUTER SYSTEM ANDREW LOLAVAR.
CPU Fetch/Execute Cycle
An Introduction Chapter Chapter 1 Introduction2 Computer Systems  Programmable machines  Hardware + Software (program) HardwareProgram.
1  2004 Morgan Kaufmann Publishers Instructions: bne $t4,$t5,Label Next instruction is at Label if $t4≠$t5 beq $t4,$t5,Label Next instruction is at Label.
IT253: Computer Organization Lecture 4: Instruction Set Architecture Tonga Institute of Higher Education.
Computer Science 210 Computer Organization The von Neumann Architecture.
CSCI 136 Lab 1: 135 Review.
Chapter 19 Number Systems. Irvine, Kip R. Assembly Language for Intel-Based Computers, Translating Languages English: Display the sum of A times.
Computer Organization and Architecture Tutorial 1 Kenneth Lee.
CS 111 – Sept. 15 Chapter 2 – Manipulating data by performing instructions “What is going on in the CPU?” Commitment: –Please read through section 2.3.
CSNB374: Microprocessor Systems Chapter 1: Introduction to Microprocessor.
Computer Architecture 2 nd year (computer and Information Sc.)
 Lecture 2 Processor Organization  Control needs to have the  Ability to fetch instructions from memory  Logic and means to control instruction sequencing.
Computer Organization CDA 3103 Dr. Hassan Foroosh Dept. of Computer Science UCF © Copyright Hassan Foroosh 2002.
20 October 2015Birkbeck College, U. London1 Introduction to Computer Systems Lecturer: Steve Maybank Department of Computer Science and Information Systems.
1  1998 Morgan Kaufmann Publishers Where we are headed Performance issues (Chapter 2) vocabulary and motivation A specific instruction set architecture.
Other Arithmetic Functions Section 4-5
Chapter 4. Measure, Report, and Summarize Make intelligent choices See through the marketing hype Understanding underlying organizational aspects Why.
10/7/2004Comp 120 Fall October 7 Read 5.1 through 5.3 Register! Questions? Chapter 4 – Floating Point.
Chapter 2 Data Manipulation © 2007 Pearson Addison-Wesley. All rights reserved.
9/23/2004Comp 120 Fall September Chapter 4 – Arithmetic and its implementation Assignments 5,6 and 7 posted to the class web page.
Chapter 20 Computer Operations Computer Studies Today Chapter 20.
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Yaohang Li.
© 2015 Pearson Education Limited 2015 Quiz in last 15 minutes Midterm 1 is next Sunday Assignment 1 due today at 4pm Assignment 2 will be up today; due.
Based on slides from D. Patterson and www-inst.eecs.berkeley.edu/~cs152/ COM 249 – Computer Organization and Assembly Language Chapter 3 Arithmetic For.
CS161 – Design and Architecture of Computer Systems
Assembly Language (CSW 353)
CS 286 Computer Architecture & Organization
Integer Real Numbers Character Boolean Memory Address CPU Data Types
Computer Science 210 Computer Organization
Multi-Cycle CPU.
Morgan Kaufmann Publishers
ECE 3430 – Intro to Microcomputer Systems
CDA 3101 Summer 2007 Introduction to Computer Organization
CSCE 212 Chapter 4: Assessing and Understanding Performance
Multi-Cycle CPU.
CS170 Computer Organization and Architecture I
CS149D Elements of Computer Science
CSCE Fall 2013 Prof. Jennifer L. Welch.
Arithmetic Logical Unit
Chapter 2: Data Manipulation
von Neumann Architecture CPU
October 24 Programming problems? Read Section 6.1 for November 5
October 17 Chapter 4 – Floating Point Read 5.1 through 5.3 1/16/2019
CSCE Fall 2012 Prof. Jennifer L. Welch.
Chapter 6: Computer Arithmetic
Chapter 2: Data Manipulation
October 29 Review for 2nd Exam Ask Questions! 4/26/2019
Chapter 2: Data Manipulation
August 31 addresses Drop box Questions? 31 August 2004
Presentation transcript:

10/25/2005Comp 120 Fall October 25 Review for 2 nd Exam on Tuesday 27 October MUL not MULI Ask Questions!

10/25/2005Comp 120 Fall Chapter 1 Computer Abstractions Input/Output/Memory/Datapath/Control Instruction Set Architecture –“This interface enables implementations of varying cost/performance to run identical software”

10/25/2005Comp 120 Fall Chapter 2 Instructions Two key principles: 1.Instructions are represented as numbers (bits) 2.programs can be stored in memory and accessed just like other data Instruction Formats: R, I, J Operations on Registers. Load and Store operations. Sign extension. Conditional and unconditional jump. Register use conventions. Function Calls.

10/25/2005Comp 120 Fall Chapter 3 Arithmetic Bit patterns have no inherent meaning They may represent –instructions –signed integers –unsigned integers –floating point numbers –characters –etc. Interpretation depends on the instruction Computer numbers have limited size and precision 2’s complement addition and subtraction Multiply and divide ALU made of gates Gates made of switches and wires

10/25/2005Comp 120 Fall Chapter 4 Performance Only complete and reliable measure is TIME CPU execution time is the product of 3 basic measurements of different levels in the computer: instruction count, CPI, clock cycle time Any measure that summarizes performance should reflect execution time.

10/25/2005Comp 120 Fall Chapters 5&6 Control Example Data Path Finite State Machines Implementing FSM’s Simple data path + FSM = Instruction execution Instructions take varying numbers of cycles 5 Phases of instruction execution (why 5 th ?)

10/25/2005Comp 120 Fall Exam Details Open Book, Open Notes 20% of total grade