ALD Oxide Nanolaminates Final Presentation Member: Yi (Alice) Wu, Shimeng Yu, Shuang Li Mentor: J Provine.

Slides:



Advertisements
Similar presentations
30 nm © 2005 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice Atomic Switch ITRS Emerging.
Advertisements

Improving insulating property of sol-gel processed gate dielectrics.
Claudio Truzzi, Ph.D. Alchimer
Derek Wright Monday, March 7th, 2005
Carbon nanotube field effect transistors (CNT-FETs) have displayed exceptional electrical properties superior to the traditional MOSFET. Most of these.
Techniques of tuning the flatband voltage of metal/high-k gate-stack Name: TANG Gaofei Student ID: The Hong Kong University of Science and Technology.
Chun-Chieh Lu Carbon-based devices on flexible substrate 1.
RS RTN CIRCUIT LEVEL ULTRA FAST CIRCUIT UPC – UAB
High-K Dielectrics The Future of Silicon Transistors
Electro-Ceramics Lab. Preparation and electrical properties of (Ba 1-x,Sr x )(Ti 1-y,Zr y )O 3 thin films for application at high density DRAM thin films.
School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.
Nanoscale molecular- switch crossbar circuits Group 2 J. R. Edwards Pierre Emelie Mike Logue Zhuang Wu.
Limits of low-temperature ALD Tapani Alasaarela. Outline Low temperature? How ALD works? Plasma enhanced or thermal? Possible thermal processes –TiO 2.
Observation of Negative Differential Resistance Jiasen Ma Supervisor: Philippe Guyot-Sionnest Due to resonant tunneling the transmission coefficient gets.
Origin of Coulomb Blockade Oscillations in Single-Electron Transistors
Diodes Properties of SWNT Networks Bryan Hicks. Diodes and Transistors An ever increasing number in an ever decreasing area.
Nanoscale memory cell based on a nanoelectromechanical switched capacitor EECS Min Hee Cho.
Technologies for Realizing Carbon Nano-Tube (CNT) Vias Clarissa Cyrilla Prawoto 26 November 2014.
Fabrication and Characterization of Ultra-narrow RRAM Cells Byoungil Lee and H.-S. Philip Wong Electrical Engineering, Stanford University.
EE143 – Ali Javey Section 5: Thin Film Deposition Part 2: Chemical Methods Jaeger Chapter 6.
McGill Nanotools Microfabrication Processes
1 Atomic Layer Deposition (ALD) Presented by Myo Min Thein EE 518 Class Presentation, Penn State Spring 2006 Instructor: Dr. J. Ruzyllo.
Memristive devices for neuromorphic computation
VFET – A Transistor Structure for Amorphous semiconductors Michael Greenman, Ariel Ben-Sasson, Nir Tessler Sara and Moshe Zisapel Nano-Electronic Center,
Strain Effects on Bulk Ge Valence Band EEL6935: Computational Nanoelectronics Fall 2006 Andrew Koehler.
Reliability of ZrO 2 films grown by atomic layer deposition D. Caputo, F. Irrera, S. Salerno Rome Univ. “La Sapienza”, Dept. Electronic Eng. via Eudossiana.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)
Leakage current of device HEMT versus MOSFET 이진식.
Capacitance-Voltage of Al 2 O 3 Gate Dielectric by ALD on Enhancement-mode InGaAs MOSFET Y. Xuan, H. C. Lin, P. D. Ye, and G. D. Wilk, “Capacitance-voltage.
GaN Metal–Semiconductor–Metal Ultraviolet Sensors With Various Contact Electrodes Y. K. Su, Senior Member, IEEE, S. J. Chang, C. H. Chen, J. F. Chen, Member,
Temperature-Gradient Based Burn-In for 3D Stacked ICs Nima Aghaee, Zebo Peng, and Petru Eles Embedded Systems Laboratory (ESLAB) Linkoping University 12th.
Fabrication and characterization of Au-Ag alloy thin films resistance random access memory C. C. Kuo 1 and J. C. Huang 1,* 1 Department of Materials and.
Chemical and Materials Engineering Department, University of Cincinnati, Cincinnati, OH Nanoscale Ni/NiO films for electrode and electrochemical Devices.
Advanced Materials Research Center, AMRC, International SEMATECH Manufacturing Initiative, and ISMI are servicemarks of SEMATECH, Inc. SEMATECH, the SEMATECH.
UNIVERSITY OF NOTRE DAME Origin of Coulomb Blockade Oscillations in Single-Electron Transistors Fabricated with Granulated Cr/Cr 2 O 3 Resistive Microstrips.
Application of Silicon-Germanium in the Fabrication of Ultra-shallow Extension Junctions of Sub-100 nm PMOSFETs P. Ranade, H. Takeuchi, W.-H. Lee, V. Subramanian,
Device Research Conference, 2005 Zach Griffith and Mark Rodwell Department of Electrical and Computer Engineering University of California, Santa Barbara,
High Temperature Oxidation of TiAlN Thin Films for Memory Devices
Negative Capacitance Devices to Enable Low- Voltage/Low-Power Switching In Electronic Devices John G. Ekerdt, University of Texas at Austin, DMR
第 13 屆台灣靜電放電防護技術暨可靠度技術研討會 2014 Taiwan ESD and Reliability Conference Resistive switching and device reliability in ZnO-based nonvolatile memory devices.
Electro-Ceramics Lab. Electrical Properties of SrBi 2 Ta 2 O 9 Thin Films Prepared by r.f. magnetron sputtering Electro-ceramics laboratory Department.
Magnetic tunnel junctions for magnetic random access memory applications M. Guth), G. Schmerber, A. Dinia France 2002.
Literature Review on Emerging Memory Technologies
1 Enhanced efficiency of GaN-based light-emitting diodes with periodic textured Ga-doped ZnO transparent contact layer 指導教授 : 管 鴻 (Hon Kuan) 老師 學生 : 李宗育.
Chunxiang Zhu 1, Hang Hu 1, Xiongfei Yu 1, SJ Kim 1, Albert Chin 2, M. F. Li 1,4, Byung Jin Cho 1, and D. L. Kwong 3 1 SNDL, Dept. of ECE, National Univ.
Relationship between thermal and luminance distributions in high-power lateral GaN/InGaN light-emitting diodes D.P. Han, J.I. Shim and D.S. Shin ELECTRONICS.
Atomic Layer Deposition for Microchannel Plate Fabrication at Argonne
Atomic Layer Deposition - ALD
Atomic layer deposition Chengcheng Li 2013/6/27. What is ALD ALD (Atomic Layer Deposition) Deposition method by which precursor gases or vapors are alternately.
The Fate of Silicon Technology: Silicon Transistors Maria Bucukovska Scott Crawford Everett Comfort.
ALD Oxides Ju Hyung Nam, Woo Shik Jung, Ze Yuan, Jason Lin 1.
EE412 Project: Corrosion resistant ALD coatings Alex Haemmerli and Joey Doll Mentor: J Provine.
ALD for Conformal and High Aspect Ratio Coverage Bryan (Insun) Park Mentor: J Provine 01/12/2011 EE412.
Guided by: Prof.J.D.PRADHAN Submitted By: K.Anurag Regn no:
MOSCAP Characterization of SNF ALD
Corrosion resistant ALD coatings
Atomic Layer Deposition (ALD)
KCS 2016 Multilevel Resistive Switching Memory based on Two-Dimensional (2D) Nanomaterials Gwang Hyuk Shin, Byung Chul Jang, Myung Hun Woo, and Sung-Yool.
Graphene Based Transistors-Theory and Operation; Development State
MoS2 RF Transistor Suki Zhang 02/15/17.
National Taiwan University *
ALD Fiji for Conformality Test
Y.Y CHEN.
A Study on Aluminum Oxide (Al2O3) Insulator Deposited by Mist-Chemical Vapor Deposition based on atmospheric pressure Dong-Hyun Kim1,Hyun-Jun Jung1 and.
Hyperdimensional Computing with 3D VRRAM In-Memory Kernels: Device-Architecture Co-Design for Energy-Efficient, Error-Resilient Language Recognition H.
Carbon Nanotube Vias By: Rhesa Nathanael.
Multilevel resistive switching memory based on GO/MoS2/GO stack
Thermal oxidation Growth Rate
Ionic liquid gating of VO2 with a hBN interfacial barrier
Presentation transcript:

ALD Oxide Nanolaminates Final Presentation Member: Yi (Alice) Wu, Shimeng Yu, Shuang Li Mentor: J Provine

Outline Motivation Overall Schedule Device Fabrication Measurement & Discussion Growth Thickness Leakage Current Breakdown Voltage RRAM Characteristics Summary

Motivation (1) Resistance random access memory(ReRAM) application A ReRAM memory cell is a capacitor-like structure composed of insulating or semiconducting transition metal oxides that exhibits reversible resistive switching on applying voltage pulses [1] Plenty of transition metal oxides have such property: HfOx [2], AlOx [3], NiO, TiOx, WOx, CuOx, etc. [1] R. Waser, R. Dittmann, G. Staikov, and K. Szot, "Redox-Based Resistive Switching Memories –Nanoionic Mechanisms, Prospects, and Challenges," Adv. Mater., vol. 21, pp , [2] H. Y. Lee, P. S. Chen, T. Y. Wu, Y. S. Chen, C. C. Wang, P. J. Tzeng, C. H. Lin, F. Chen, C. H. Lien, and M. J. Tsai, "Low Power and High Speed Bipolar Switching with A Thin Reactive Ti Buffer Layer in Robust HfO2 Based RRAM," in IEDM Tech. Dig., 2008, pp [3] Y. Wu, B. Lee, and H. S. P. Wong, "Al2O3-Based RRAM Using Atomic Layer Deposition (ALD) With 1-μA RESET Current," IEEE Electron Device Letters, vol. 31, pp , 2010.

Motivation (2) Savannah to deposit HfOx/AlOx nanolaminates for RRAM devices, aiming to achieve lower switching power and better switching uniformity and reliability. Oxide property extraction, e.g. leakage current, breakdown voltage from MIM structures I-V curve from TiN/HfOx/AlOx/Pt RRAM devices * The oxide laminate was deposited at Cambridge Nanotech using Fiji system

Overall Timetable WeekJob Description 1-2Start of the quarter; training of the equipment tool including Savannah/ woollam/ wetbench-diff/ innotec, etc. 3-4ALD AlOx deposit with 3nm/5nm/10nm thickness on Si/TiN and Si control wafers at 200 o C using standard recipe 5ALD HfOx deposit with 3nm/5nm/10nm thickness on Si/TiN and Si control wafers at 200 o C using standard recipe 6ALD AlOx deposit with 100 cycles (target 10nm thickness) on Si/Ti and Si control wafers at 100/150/200/250 o C using standard recipe 7ALD HfOx deposit with 100 cycles (target 10nm thickness) on Si/Ti and Si control wafers at 100/150/200/250 o C using standard recipe 8(1) ALD HfOx at 100/150/200/250 o C targeted at same thickness (~10nm); (2) ALD AlOx/HfOx lamninate deposition: AlOx/HfOx bilayer 9Summary

Device Fabrication Highly-doped Si 5nm TiN (ALD) 12 Highly-doped Si 3 ALD oxide (AlOx, HfOx) Highly-doped Si 4 TE Pt Patterning (Lift-off) 50nm Ti(Gryphon)

Measurement Method 1. Thickness (Woollam) 2. Breakdown Voltage Oxide immediate breakdown occurs when the current density through the oxide becomes high enough to cause thermal run- away. Ramp-up MIM two-terminal voltage up to 10V and extract voltage node at sudden substantial current jump. Average 25 points per wafer 3. Leakage Current Leakage current suggests the oxide quality, dense degree, etc. Extract the initial leakage current before the dielectric breakdown at 1V Average 25 points per wafer

Thickness-ALD AlOx Mean (A)STD (A) 100 C C C C cyclesThickness(A)

Thickness-ALD HfOx TempMean (A)STD (A) 100 o C o C o C o C CyclesMean (A)STD (A)

Breakdown Voltage AlOx HfOx AlOxHfOx

Leakage Current AlOx HfOx ERROR?

HfOx Quality vs. Temp Temp (C)CycleThickness (A)

Resistance Switching Characteristics Few of the devices show the resistance switching behavior but the devices failed after a few cycles Reasons: 1) Electrode material; 2)Large dimensions; 3)Oxide deposition method, etc. Solutions: 1) Nanolaminate or bi-layer; 2) Migrate to Fiji system

Bi-layer and Nanolaminate Bi-layer: Ti/AlOx(5nm)/HfOx(5nm)/Pt stack Nanolaminate: Ti/HfAlOx/Pt stack None of the resistance switching phenomenon

Summary Fabricate 100  m 2 MIM structures for RRAM application Investigate ALD AlOx and HfOx deposition rate, breakdown voltage and leakage current of oxide films at different temperatures The oxide quality degrades with the temperature decreases The deposition rate of HfOx decreases with temperature increases The breakdown voltage are generally much higher than thinner films Bi-layer AlOx/HfOx and Nanolaminate HfAlOx were deposited