VIRTUAL NETWORK PIPELINE PROCESSOR Design and Implementation Department of Communication System Engineering 371-08-09 Presented by: Mark Yufit Rami Siadous.

Slides:



Advertisements
Similar presentations
Layer 3 Switching. Routers vs Layer 3 Switches Both forward on the basis of IP addresses But Layer 3 switches are faster and cheaper However, Layer 3.
Advertisements

1 IP Forwarding Relates to Lab 3. Covers the principles of end-to-end datagram delivery in IP networks.
IP Forwarding Relates to Lab 3.
Delivery and Forwarding of
NetFPGA Project: 4-Port Layer 2/3 Switch Ankur Singla Gene Juknevicius
© 2006 Cisco Systems, Inc. All rights reserved. MPLS v2.2—2-1 Label Assignment and Distribution Introducing Typical Label Distribution in Frame-Mode MPLS.
Extensible Networking Platform IWAN 2005 Extensible Network Configuration and Communication Framework Todd Sproull and John Lockwood
400 Gb/s Programmable Packet Parsing on a Single FPGA Authors : Michael Attig 、 Gordon Brebner Publisher: 2011 Seventh ACM/IEEE Symposium on Architectures.
1 Version 3.0 Module 8 Virtual LANs. 2 Version 3.0.
4-1 Network layer r transport segment from sending to receiving host r on sending side encapsulates segments into datagrams r on rcving side, delivers.
Page: 1 Director 1.0 TECHNION Department of Computer Science The Computer Communication Lab (236340) Summer 2002 Submitted by: David Schwartz Idan Zak.
Chapter 4 Network Layer slides are modified from J. Kurose & K. Ross CPE 400 / 600 Computer Communication Networks Lecture 14.
10 - Network Layer. Network layer r transport segment from sending to receiving host r on sending side encapsulates segments into datagrams r on rcving.
ECE 526 – Network Processing Systems Design IXP XScale and Microengines Chapter 18 & 19: D. E. Comer.
1 IP Forwarding Relates to Lab 3. Covers the principles of end-to-end datagram delivery in IP networks.
Router Architectures An overview of router architectures.
Router Architectures An overview of router architectures.
Lecture slides prepared for “Business Data Communications”, 7/e, by William Stallings and Tom Case, Chapter 8 “TCP/IP”.
Virtual LANs. VLAN introduction VLANs logically segment switched networks based on the functions, project teams, or applications of the organization regardless.
Connecting LANs, Backbone Networks, and Virtual LANs
Jennifer Rexford Princeton University MW 11:00am-12:20pm Programmable Data Planes COS 597E: Software Defined Networking.
Chapter 2 Operating System Overview Patricia Roy Manatee Community College, Venice, FL ©2008, Prentice Hall Operating Systems: Internals and Design Principles,
Module 10. Internet Protocol (IP) is the routed protocol of the Internet. IP addressing enables packets to be routed from source to destination using.
ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.
What is a Protocol A set of definitions and rules defining the method by which data is transferred between two or more entities or systems. The key elements.
Silberschatz, Galvin and Gagne ©2009 Operating System Concepts – 8 th Edition, Chapter 2: System Structures.
Protocols and the TCP/IP Suite
CHAPTER FOUR COMPUTER SOFTWARE.
Data Communications and Computer Networks Chapter 4 CS 3830 Lecture 18 Omar Meqdadi Department of Computer Science and Software Engineering University.
Discovery 2 Internetworking Module 5 JEOPARDY John Celum.
Chapter 6 Delivery and Forwarding of IP Packets
Local-Area-Network (LAN) Architecture Department of Computer Science Southern Illinois University Edwardsville Fall, 2013 Dr. Hiroshi Fujinoki
Delivery, Forwarding, and Routing of IP Packets
Ihr Logo Operating Systems Internals & Design Principles Fifth Edition William Stallings Chapter 2 (Part II) Operating System Overview.
802.11n Sniffer Design Overview Vladislav Mordohovich Igor Shtarev Luba Brouk.
CS 4396 Computer Networks Lab Router Architectures.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2004 Connecting Devices CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL Department of Electronics and.
Configuration Mapper Sonja Vrcic Socorro,
August 2003 At A Glance The IRC is a platform independent, extensible, and adaptive framework that provides robust, interactive, and distributed control.
P. Bosshart, D. Daly, G. Gibb, M. Izzard, N. McKeown, J. Rexford, C. Schlesinger, D. Talayco, A. Vahdat, G. Varghese, D. Walker SIGCOMM CCR, 2014 Presented.
Presentation Layer (Graphical User Interface) AppGUI Logic Layer (Business Logic and data access) Network Discovery Device Information Extraction Network.
Network Layer4-1 Chapter 4 Network Layer All material copyright J.F Kurose and K.W. Ross, All Rights Reserved Computer Networking: A Top Down.
© 2002, Cisco Systems, Inc. All rights reserved..
Ganga/Dirac Data Management meeting October 2003 Gennady Kuznetsov Production Manager Tools and Ganga (New Architecture)
Topic 4: Distributed Objects Dr. Ayman Srour Faculty of Applied Engineering and Urban Planning University of Palestine.
P4: Programming Protocol-Independent Packet Processors
Instructor Materials Chapter 5: Ethernet
Chapter 4 Introduction to Network Layer
ARP and RARP Objectives Chapter 7 Upon completion you will be able to:
IP Forwarding Covers the principles of end-to-end datagram delivery in IP networks.
100% REAL EXAM QUESTIONS ANSWERS
Virtual LANs.
Chapter 3 Part 3 Switching and Bridging
IP Forwarding Relates to Lab 3.
IP Forwarding Relates to Lab 3.
Chapter 4 Introduction to Network Layer
Delivery and Routing of IP Packets
IP Forwarding Relates to Lab 3.
Delivery and Forwarding of
IP Forwarding Relates to Lab 3.
Network Layer I have learned from life no matter how far you go
Implementing an OpenFlow Switch on the NetFPGA platform
Chapter 3 Part 3 Switching and Bridging
Delivery, Forwarding, and Routing of IP Packets
IP Forwarding Relates to Lab 3.
Chapter 2 Operating System Overview
Networking and Network Protocols (Part2)
IP Forwarding Relates to Lab 3.
Packet Switch Architectures
Chapter 4: outline 4.1 Overview of Network layer data plane
Presentation transcript:

VIRTUAL NETWORK PIPELINE PROCESSOR Design and Implementation Department of Communication System Engineering Presented by: Mark Yufit Rami Siadous Project Supervisor: Prof. Ran Giladi

Project’s Goal Designing and implementing a Virtual Network Processor, programmable environment optimized for implementation and execution of packet handling applications, based on pipeline technology, with Graphical User Interface Communication systems engineering

Agenda Introduction to Packet Processing –Processing functions and their use Project Components: –Packet Processing Assembly Language –The Core –The GUI Communication systems engineering

Introduction to Packet Processing Communication systems engineering

Packet Processing Functions Parsing and Framing Search and Classification Modification Other functions –Traffic Management –Compression and Encryption –Context matching Communication systems engineering Segmentation Fragmentation Fields extraction CRC check Type discovery Data base search Making decisions Applying rules Fields change Fields remove Copy packet Drop packet

Parsing Communication systems engineering BD AB FE B0000 8BEE7C1E 00BD A1 0C A0B0C0D 0E0F A1B1C1D 1E1F A2B2C2D 2E2F B24C8 D E 0800 S-MACD-MAC TYPE = IP Datagram 1- Parse Fields 2- Classify Frame IP datagram forwarding (simplified) Example Packet arrives!!!

Parsing Communication systems engineering B BD AB FE B0000 8BEE7C1E 00BD A1 0C A0B0C0D 0E0F A1B1C1D 1E1F A2B2C2D 2E2F DIP 1- Parse Fields Next layer parsing

Search Communication systems engineering Find interface addresses for IP: B IPMaskSMACDMAC FFFFFF E D FFFF E D C FF F0024A6093A65

Modification Communication systems engineering BD AB FE B0000 8BEE7C1E 00BD A1 0C A0B0C0D 0E0F A1B1C1D 1E1F A2B2C2D 2E2F D E D-MAC S-MAC Modify and Forward Frame

Packet Processing Language Communication systems engineering

POVNA PDU Oriented Virtual Network Assembler High-level function invocations High-level data types Architecture independent Protocol independent Modularity Simple in use Communication systems engineering

System Overview Communication systems engineering

Architectures Single thread –Packet passes sequentially via sub-modules, next packet enters after the first finishes Multi-Threaded –Parallel Many instructions are carried out simultaneously, operating on the principle that large problems can often be divided into smaller ones, which are then solved concurrently –Pipeline Chain of processing elements arranged so that the output of each element is the input of the next Communication systems engineering

Engines Five stage pipeline Every stage called engine

System Integration Communication systems engineering CORE Every engine has one way connection to its neighbor ‘Neighbors’ talk via mutual memory module Shared memory contains information useful for every stage

Input and Output Engine Communication systems engineering Input (ingress) Packet is collected from network device Output (egress) Packet is sent to network device

Extraction Engine Communication systems engineering ABC D E Packet arrives Packet is parsed, classified… …useful fields are extracted

Lookup & Logic Engine Communication systems engineering A F G A? Extracted field… …is used for search at lookup table… …additional fields are gathered …the entry is found and returned...

Modification Engine Communication systems engineering FG E New packet is assembled……and sent to egress side

Graphical Interface Communication systems engineering

System Integration Communication systems engineering GUI Implemented on Java Uses XML configuration files Basic project definitions Protocols configuration Engines setup Modules programming

EE Configuration Communication systems engineering Fields description Protocol Definition Visual configuration Fields logic Help panel Project configuration

Integration of GUI with POHLA Communication systems engineering

Project Use Communication systems engineering Platform for every “smart” network device or application –Routers –Switches –Firewalls –Network Monitors

Future Work Communication systems engineering Building optimized compiler POVNA additional controls and structures expansion Graphical modules Additional engines creation Development of HW chip

The End Questions ? Communication systems engineering