Presentation is loading. Please wait.

Presentation is loading. Please wait.

DOM Main PCB Testing Gerald Przybylski October 23, 2002 Lawrence Berkeley National Laboratory.

Published bySilas Rice Modified over 8 years ago

Similar presentations

Presentation on theme: "DOM Main PCB Testing Gerald Przybylski October 23, 2002 Lawrence Berkeley National Laboratory."— Presentation transcript:

1 DOM Main PCB Testing Gerald Przybylski October 23, 2002 Lawrence Berkeley National Laboratory

2 Subsystems  Power supplies  Communications front end  DACs for ATWD config, etc.  ADCs for Pressure and power monitoring  Temperature monitor (digital)  PMT Front End  Test Pulser  PMT HV ADC, DAC, and enable control  Local Coincidence  Serial number readout; Differentiation; Defaults

3 Basic Test Power supply shorts - to each other - to ground. Power supply voltages - test points provided 100V DC-DC Converter Input current Derived power supply currents

4 Configure for Testing Load PLD via JTAG Load CPU via JTAG Load Configuration Memory via JTAG - Boot file and basic FPGA configuration file - Basic System Test Program(s) - Software tools for hardware testing Load Flash via JTAG - Default Settings for DACs etc. - Identity (Given Name, Production Lot, etc.) - Test Application - Default FPGA Configuration File Talk to CPU via RS-232, and run subsystem tests

5 Basic System Test (Programs) Memory Test FPGA Download DAC Load ADC Readout (housekeeping) Local Coincidence Loop-back test Pulse and read FADC Pulse and read ATWD

6 Line Tests Receive data over twisted pair Transmit data over twisted pair Time-stamp and Digitize Leading Edge

7 Test Resources & Troubleshooting Tools Poke single FPGA or PLD register Peak single FPGA or PLD register Vector read of single FPGA address Vector read of range of FPGA addresses Wait for event (e.g. bit set/clear or interrupt) Set DAC, and PMT HV Read ADC, PMT HV, and Temperature

8 Additional Tools Store FPGA configuration(s) to flash file Load any FPGA configuration from flash Forth interpreter

9 Commissioning Tools Inquire the System Serial Number Assign A or B type (differentiation) Assign Given Name Assign Start-up Defaults Flash File System Management tools Inquire configuration Execute Self Test Application

10 Higher Level Tests (1) ATWD Pedestal Pattern ATWD Span Calibration (gain) ATWD A and B Cross Calibration Synchronous Peak-to-Valley Ratio PMT Transit Time and Transit Time Spread Discriminator Threshold Sweep

11 Higher Level Tests (2) RAP Cable Length Measurement Crystal oscillator drift & fluctuations The devil is in the details…

Download ppt "DOM Main PCB Testing Gerald Przybylski October 23, 2002 Lawrence Berkeley National Laboratory."

Similar presentations

6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.

6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
On-Chip Processing for the Wave Union TDC Implemented in FPGA

On-Chip Processing for the Wave Union TDC Implemented in FPGA
Level-1 Trigger Commissioning H.Dong, A.Somov Jefferson Lab Trigger Workshop, Jul 8, 2010.

Level-1 Trigger Commissioning H.Dong, A.Somov Jefferson Lab Trigger Workshop, Jul 8, 2010.
11/10/98Online Meeting Julia Velkovska Running and Monitoring the PHENIX Drift Chamber Julia Velkovska and Tom Hemmick.

11/10/98Online Meeting Julia Velkovska Running and Monitoring the PHENIX Drift Chamber Julia Velkovska and Tom Hemmick.
Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.

Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
VLV T – Workshop 2003 C. A. Nicolau – VLV T - Amsterdam 5-8 October 2003 A 200-MHz FPGA based PMT acquisition electronics for NEMO experiment Read Out.

VLV T – Workshop 2003 C. A. Nicolau – VLV T - Amsterdam 5-8 October 2003 A 200-MHz FPGA based PMT acquisition electronics for NEMO experiment Read Out.
RPC Trigger Software ESR, July 2003. 2 Tasks subsystem DCS subsystem Run Control online monitoring of the subsystem provide tools needed to perform on-

RPC Trigger Software ESR, July Tasks subsystem DCS subsystem Run Control online monitoring of the subsystem provide tools needed to perform on-
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.

IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.

6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Jianchun (JC) Wang, 08/21/99 RICH Electronics and DAQ Chip Carrier Short Cable Transition Board Long Cable Data Board Crate J.C.Wang Syracuse University.

Jianchun (JC) Wang, 08/21/99 RICH Electronics and DAQ Chip Carrier Short Cable Transition Board Long Cable Data Board Crate J.C.Wang Syracuse University.
SVT TDR meeting – March 30, 2012 List of peripheral blocks for SVT strip readout chips.

SVT TDR meeting – March 30, 2012 List of peripheral blocks for SVT strip readout chips.
What is Router? Router is a device which makes communication between two or more networks present in different geographical locations. Routers are data.

What is Router? Router is a device which makes communication between two or more networks present in different geographical locations. Routers are data.
DEEPAK.P MICROPROCESSORS AND APPLICATIONS Mr. DEEPAK P. Associate Professor ECE Department SNGCE 1.

DEEPAK.P MICROPROCESSORS AND APPLICATIONS Mr. DEEPAK P. Associate Professor ECE Department SNGCE 1.
Clock Distribution for IceCube June 8, 2004 Lawerence Berkeley National Laboratory Gerald Przybylski GTPrzybylski LBNL 10/13/2003.

Clock Distribution for IceCube June 8, 2004 Lawerence Berkeley National Laboratory Gerald Przybylski GTPrzybylski LBNL 10/13/2003.
9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.

9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.
Review, May 5, 2004Lawrence Berkeley National Laboratory DOM MB Hardware CDR and PRR, May 5, 2004 Gerald Przybylski Lawrence Berkeley National Laboratory.

Review, May 5, 2004Lawrence Berkeley National Laboratory DOM MB Hardware CDR and PRR, May 5, 2004 Gerald Przybylski Lawrence Berkeley National Laboratory.
Objectives How Microcontroller works

Objectives How Microcontroller works
Lecce - 23 Sep. 20031 The Trigger System of the MEG Experiment Marco Grassi INFN - Pisa On behalf of D. Nicolò F. Morsani S. Galeotti M. Grassi.

Lecce - 23 Sep The Trigger System of the MEG Experiment Marco Grassi INFN - Pisa On behalf of D. Nicolò F. Morsani S. Galeotti M. Grassi.
DOM Input Issues: PMT Output, ATWD input, and Trigger Comparator Design Criteria ICENOTE105 DOM input issues Gerald Przybylski Lawrence Berkeley National.

DOM Input Issues: PMT Output, ATWD input, and Trigger Comparator Design Criteria ICENOTE105 DOM input issues Gerald Przybylski Lawrence Berkeley National.
DAQ Hardware status - overview R. Stokstad DOM Main Board –Schedule (Minor) –Design (Przybylski) –Firmware (Stezelberger) –Testing (Goldschmidt) DOR Board.

DAQ Hardware status - overview R. Stokstad DOM Main Board –Schedule (Minor) –Design (Przybylski) –Firmware (Stezelberger) –Testing (Goldschmidt) DOR Board.

Similar presentations

Ads by Google