Presentation is loading. Please wait.

Presentation is loading. Please wait.

UCN-nEDM DAQ DAQ and Slow Control L.Lee 1 July 3, 2013.

Published byBathsheba Rogers Modified over 8 years ago

Similar presentations

Presentation on theme: "UCN-nEDM DAQ DAQ and Slow Control L.Lee 1 July 3, 2013."— Presentation transcript:

1 UCN-nEDM DAQ DAQ and Slow Control L.Lee 1 July 3, 2013

2 VME CPU (MIDAS FE) VME CPU (MIDAS Slow Control) DAQ CPUs Ethernet MIDAS PC Run Control Evt-Builder Data-Logger Online Monitor VME Processor XVB602 MIDAS Front-End VME Processor (Share w/ AutoFill System)? (Future Auto-Cooldown Sys)? 2

3 32-ch. VME Digital I/O module Multichannel Scaler 16/32-ch. VME Struck SIS3800 Series MCS MSCB-GPIB GPIB (e.g., Lakeshore modules, etc…) Status of valves, pumps,… (UCN valves, EDM valve, rotary valve, etc…) Discriminators Transducers from UCN-Source & Probes (pressure, temp, levels, needle valves, fluxgates,…) EPICS or Ethernet Beam & Accel. variables Gating to Accel., DAQ modules, UCN source & EDM cell (Beam, Scalers, Valves, E-field Polarity?,…) Drive Valves, & Misc,… VME CPU (MIDAS FE) UCN Detectors p EDM Cell He-II + UCNs Spall. n Tgt VME MSCB Ethernet VME CPU (MIDAS Slow Control) T C (30-60 s) H1H1  beam ON (~60 s) beam OFF (~ 180 s) t Y 0s 60s ~120s ~360s (?) beam ON beam OFF, UCN valve open EDM door closed EDM door open Ramsey Precession Count Surviving UCNs read data reset for next cycle Sequence Module modified VME-PPG32 Merge 32-ch. VME Collector-driver I/O module w/ VME-PPG32 RF ( ,H 1,T C,  ) and Spherical coils (H 0 ), E-field (HV, pol), other magnets,… MSCB-GPIB GPIB to high precision Sig. Generator, Magnet P.S., HV P.S., etc… Ethernet to MSCB DAQ Overview Flash ADC 64-ch VME Ethernet MIDAS PC Run Control Evt-Builder Data-Logger Online Monitor VME Ethernet 3

4 Other nEDM Subsystems Comagnetometer data ?? 32-ch. VME Digital I/O module Multichannel Scaler 16/32-ch. VME Struck SIS3800 Series MCS Status of valves, pumps,… (UCN valves, EDM valve, rotary valve, etc…) Discriminators EPICS or Ethernet Beam & Accel. variables Gating to Accel., DAQ modules, UCN source & EDM cell (Beam, Scalers, Valves, E-field Polarity?,…) Drive Valves, & Misc,… VME CPU (MIDAS FE) UCN Detectors p EDM Cell He-II + UCNs Spall. n Tgt VME MSCB Ethernet T C (30-60 s) H1H1  beam ON (~60 s) beam OFF (~ 180 s) t Y 0s 60s ~120s ~360s (?) beam ON beam OFF, UCN valve open EDM door closed EDM door open Ramsey Precession Count Surviving UCNs read data reset for next cycle Sequence Module modified VME-PPG32 Merge 32-ch. VME Collector-driver I/O module w/ VME-PPG32 RF ( ,H 1,T C,  ) and Spherical coils (H 0 ), E-field (HV, pol), other magnets,… MSCB-GPIB GPIB to high precision Sig. Generator, Magnet P.S., HV P.S., etc… Ethernet to MSCB Flash ADC 64-ch VME Ethernet MIDAS PC Run Control Evt-Builder Data-Logger Online Monitor VME VME “Main DAQ” 4

5 VME Crate for “Main DAQ” XVB602 VME processor TRIUMF VME-PPG32 Sequencer Struck SIS3820 Multi-Channel Scaler CAEN V1740B Flash ADC TRIUMF 32-Ch Digital I/O 10 SLOT VME HALF/SPLIT CRATE 5

6 GE XVB602 VME Processor Early in life-cycle (Originally V7865, but late in life-cycle) Platform for MIDAS Front-End Resides in VME crate 6U single-slot form factor VME crate controller functions (i.e. arbitrates VMEbus) Intel Core i7 Duo processors @ 2.53 GHz 4GB Memory (DDR2 SDRAM) 2 x Gigabit Ethernet 4 x USB 2 x RS232/422 OS: Multi-OS capable (we plan to run Linux) VME Processor Cost:$4,450 each Two have been purchased for UCN (1 paid by DAQ group, 1 by UCN) Arrived Jan-2013 6

7 VME-PPG32 Pulse-Pattern Generator 32-Channel Sequence Module TRIUMF-Designed and Built (Modified version requested) Resides in VME crate 6U single-slot form factor Time Base: Internal or External (NIM) Internal Clock – 100 MHz Existing version has 32 NIM outputs Modified version to have multi-format outputs  Propose to have 8–16 channels with open collector-driver 24V output -- drive valves;  8 channels with TTL output, if needed VME Sequencer Cost:$7,000 (for 2 units) 7

8 Sample Sequence VME-PPG32 Pulse-Pattern Generator Existing version has 32 NIM outputs  Modified version will have multi-format outputs (Propose to have 8–16 channels with open collector-driver 24V outputs -- to drive valves Possibly 8 channels with TTL output?) TIME BASE (Internal/External) EVENT GATE (NIM) (Start/Trigger Scalers) BEAM GATE (NIM) OPEN UCN VALVE (24 V) EDM FLAPPER-VALVE (24 V) ROTARY VALVE (24 V) (UCN Draining & Counting) START/TRIGGER ADCs (NIM) START RF SEQUENCE (TTL) (Trigger RF Waveform) STOP AND RESET (NIM) ~ 60 s ~ 35 s (eventually much longer) ~ 180 s 8

9 Sample Sequence TIME BASE (Internal/External) EVENT GATE (NIM) (Start/Trigger Scalers) BEAM GATE (NIM) OPEN UCN VALVE (24 V) EDM FLAPPER-VALVE (24 V) ROTARY VALVE (24 V) (UCN Draining & Counting) START/TRIGGER ADCs (NIM) START RF SEQUENCE (TTL) (Trigger RF Waveform) STOP AND RESET (NIM) ~ 60 s ~ 35 s (eventually much longer) ~ 180 s beam ON (~60 s) beam OFF (~ 180 s) Y t UCN Detectors p EDM Cell He-II + UCNs Spall. n Tgt 9

10 Struck SIS3820 32-Channel Multi-purpose Scaler Resides in VME crate 6U single-slot form factor Input formats: NIM, ECL, LVDS 250 MHz counting rate MCS mode: Fixed or Variable Length time intervals Interval Length: Internal timer or External signal Buffered Readout Minimum Buffer memory size: 64 MB What Interval Length (dwelltime) is good for UCN? (  t per timeslice) 10, 100, 500 ms? 1 sec or more ? VME Multichannel Scaler beam ON (~60 s) beam OFF (~ 180 s) Y t tt Cost:$3,850 (?) 1 has been provided to UCN already, by TRIUMF DAQ group 10

11 CAEN V1740B 64-Channel Flash ADC Resides in VME crate 6U single-slot form factor Sampling Rate: 65 MSamples/s (~ 15 ns bins) Resolution: 12-bit per sample Input range: 2 V p-p (single-ended) On-board Pulse-Shape analysis and Zero-Suppression via FPGA For UCN: Store only Charge & Timing info  Gain Monitor  Pile-Up Correction VME Flash-ADC Cost:$11,000 (Or TRIUMF-built option) 11

12 VME Digital I/O Module TRIUMF VDIO32 VME Digital (Binary) I/O 32-Channel Digital I/O Module TRIUMF-Designed & Built Resides in VME crate 6U single-slot form factor Input/Output configuration programmable in groups of 8 For UCN: Read status of miscellaneous valves, pumps, etc… Cost:$500 each 12

13 32-ch. VME Digital I/O module Multichannel Scaler 16/32-ch. VME Struck SIS3800 Series MCS MSCB-GPIB GPIB (e.g., Lakeshore modules, etc…) Status of valves, pumps,… (UCN valves, EDM valve, rotary valve, etc…) Discriminators Transducers from UCN-Source & Probes (pressure, temp, levels, needle valves, fluxgates,…) EPICS or Ethernet Beam & Accel. variables Gating to Accel., DAQ modules, UCN source & EDM cell (Beam, Scalers, Valves, E-field Polarity?,…) Drive Valves, & Misc,… VME CPU (MIDAS FE) UCN Detectors p EDM Cell He-II + UCNs Spall. n Tgt VME MSCB Ethernet VME CPU (MIDAS Slow Control) T C (30-60 s) H1H1  beam ON (~60 s) beam OFF (~ 180 s) t Y 0s 60s ~120s ~360s (?) beam ON beam OFF, UCN valve open EDM door closed EDM door open Ramsey Precession Count Surviving UCNs read data reset for next cycle Sequence Module modified VME-PPG32 Merge 32-ch. VME Collector-driver I/O module w/ VME-PPG32 RF ( ,H 1,T C,  ) and Spherical coils (H 0 ), E-field (HV, pol), other magnets,… MSCB-GPIB GPIB to high precision Sig. Generator, Magnet P.S., HV P.S., etc… Ethernet to MSCB DAQ Overview Flash ADC 64-ch VME Ethernet MIDAS PC Run Control Evt-Builder Data-Logger Online Monitor VME Ethernet 13

14 MSCB-GPIB GPIB (e.g., Lakeshore modules, etc…) Transducers from UCN-Source & Probes (pressure, temp, levels, needle valves, fluxgates,…) UCN Detectors p EDM Cell He-II + UCNs Spall. n Tgt MSCB VME CPU (MIDAS Slow Control) RF ( ,H 1,T C,  ) and Spherical coils (H 0 ), E-field (HV, pol), other magnets,… MSCB-GPIB GPIB to high precision Sig. Generator, Magnet P.S., HV P.S., etc… Ethernet to MSCB Ethernet MIDAS PC Run Control Evt-Builder Data-Logger Online Monitor Ethernet MSCB “Slow Control” Other nEDM Subsystems Magnetic Shielding data (Fluxgates, Feedback coils,…) Comagnetometer data Other magnetometer data Environmental data - Vibrational/Acoustical - Temperature …Etc… MSCB, VME I/O, or Dedicated subsystem DAQ 14

15 Midas Slow Control Bus Slow Control Computer (MIDAS Slow Control) Ethernet SubMaster Waveform Generator DC Power Supply Level Meter Level Meter MSCB ribbon cable Ethernet Waveform Generator MSCB-GPIB Adapter 15

16 MSCB-GPIB GPIB (e.g., Lakeshore modules, etc…) Transducers from UCN-Source & Probes (pressure, temp, levels, needle valves, fluxgates,…) UCN Detectors p EDM Cell He-II + UCNs Spall. n Tgt MSCB VME CPU (MIDAS Slow Control) RF ( ,H 1,T C,  ) and Spherical coils (H 0 ), E-field (HV, pol), other magnets,… MSCB-GPIB GPIB to high precision Sig. Generator, Magnet P.S., HV P.S., etc… Ethernet to MSCB Ethernet MIDAS PC Run Control Evt-Builder Data-Logger Online Monitor Ethernet MSCB “Slow Control” LHe Autofill SubSystem MSCB, VME AutoCooldown SubSystem?? 16

17 Cost Estimate for DAQ Components (Not including “Other nEDM Subsystems”) (From 2011 RTI Proposal) $4,450 $ 0 (?) (2) $54,395 17

Download ppt "UCN-nEDM DAQ DAQ and Slow Control L.Lee 1 July 3, 2013."

Similar presentations

Update of EXT Stripline BPM Electronics with LCLS-style Digital BPM Processors Glen White, with slides by Steve Smith 15 December 2009 ATF2.

Update of EXT Stripline BPM Electronics with LCLS-style Digital BPM Processors Glen White, with slides by Steve Smith 15 December 2009 ATF2.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.

A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Overview of the current TDR system Introduction Electronics for instrumentation TDR core : Metronome, ADC, Merge Data Handling Pete Jones, University of.

Overview of the current TDR system Introduction Electronics for instrumentation TDR core : Metronome, ADC, Merge Data Handling Pete Jones, University of.
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.

CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
MICE Tracker Front End Progress Tracker Data Readout Basics Progress in Increasing Fraction of Muons Tracker Can Record Determination of Recordable Muons.

MICE Tracker Front End Progress Tracker Data Readout Basics Progress in Increasing Fraction of Muons Tracker Can Record Determination of Recordable Muons.
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.

An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
MICE CM15 June 2006Jean-Sébastien GraulichSlide 1 DAQ Status o Detector DAQ Test bench in Geneva o Preparing for Test Beam o FE electronics tests o Detector.

MICE CM15 June 2006Jean-Sébastien GraulichSlide 1 DAQ Status o Detector DAQ Test bench in Geneva o Preparing for Test Beam o FE electronics tests o Detector.
MICE CM Berkeley 9-12 Feb. 05 11 February 2005 Edda Gschwendtner 1 Control/Monitoring and DAQ for PIDs Edda Gschwendtner.

MICE CM Berkeley 9-12 Feb February 2005 Edda Gschwendtner 1 Control/Monitoring and DAQ for PIDs Edda Gschwendtner.
DAQ for KEK beam test M.Yoshida (Osaka Univ.). Components VLPC readout –Stand Alone Sequencer (SASeq) Slow < 100Hz –Buffering VLPC data with VME interface.

DAQ for KEK beam test M.Yoshida (Osaka Univ.). Components VLPC readout –Stand Alone Sequencer (SASeq) Slow < 100Hz –Buffering VLPC data with VME interface.
Multichannel Analyzers A multichannel pulse-height analyzer (MCA) consists of an ADC, a histogramming memory, and a visual display of the histogram recorded.

Multichannel Analyzers A multichannel pulse-height analyzer (MCA) consists of an ADC, a histogramming memory, and a visual display of the histogram recorded.
February 17-18, 2010 R&D ERL James Jamilkowski R&D ERL Controls Larry Hoff James Jamilkowski February 17-18, 2010 Controls.

February 17-18, 2010 R&D ERL James Jamilkowski R&D ERL Controls Larry Hoff James Jamilkowski February 17-18, 2010 Controls.
July 16/17, 2002 MUEGAMMA review PSI1 Slow Control.

July 16/17, 2002 MUEGAMMA review PSI1 Slow Control.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.

Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.

Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
Hall A DAQ status and upgrade plans Alexandre Camsonne Hall A Jefferson Laboratory Hall A collaboration meeting June 10 th 2011.

Hall A DAQ status and upgrade plans Alexandre Camsonne Hall A Jefferson Laboratory Hall A collaboration meeting June 10 th 2011.
MR (7/7/05) T2K electronics Beam structure ~ 8 (9?) bunches / spill bunch width ~ 60 nsec bunch separation ~ 600 nsec spill duration ~ 5  sec Time between.

MR (7/7/05) T2K electronics Beam structure ~ 8 (9?) bunches / spill bunch width ~ 60 nsec bunch separation ~ 600 nsec spill duration ~ 5  sec Time between.
Leo Greiner IPHC meeting 2008-04-031 HFT PIXEL DAQ Prototype Testing.

Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.

Similar presentations

Ads by Google