We think you have liked this presentation. If you wish to download it, please recommend it to your friends in any social system. Share buttons are a little bit lower. Thank you!
Presentation is loading. Please wait.
Published byDaniel O'Leary
Modified over 3 years ago
RapidIO Overview October 2002
© Copyright 2002 RapidIOTrade Association RapidIO Steering and Sponsoring Member Companies
© Copyright 2002 RapidIOTrade Association Member Company Categories System Logic & IP Cadence Cypress Semi Emulex Hifn IC4IC Ltd. Leopard Logic LSI Logic Marvell Mindstream National Semi RedSwitch PLX PMC Sierra Silicon Logic Eng Stargen Tundra CPUs, DSPs, NPUs Analog Devices IBM IDT Intel Intrinsity Motorola Texas Instruments Test Equipment Agilent Tektronix Teradyne System OEMs Alcatel Cisco Systems DY4/Force EMC Ericsson Huawei Technologies Lucent Mercury Computer Nokia Raytheon Rydal Research SKY Computer Spectrum Signal Processing Systran Tek Microsystems Thales Computers Vivace Networks VMETRO FPGA Actel Altera Xilinx Quicklogic Software MontaVista OSE Systems QNX WindRiver Design Tools Cadence Synopsys
© Copyright 2002 RapidIOTrade Association What is RapidIO? Packet-based memory-mapped switched interconnect architecture for in-system communications –Also supports device-level messaging –Also supports cc-NUMA (Globally Shared Memory) –LVDS Parallel interface for processors –SerDes Serial interface for DSP, Serial Backplane applications –High reliability –Open Standard
© Copyright 2002 RapidIOTrade Association Common Networking Topology Line Card DSP RapidIO ASIC RapidIO ASIC MEM Ethernet / IP ATM / SONET Infiniband / Fibrechannel TDM Voice Traffic Physical Layer Interface Physical Layer Interface Data Serial RapidIO Data Path Fabric RapidIO Fabric Control Plane Traffic Aggregation Traffic Aggregation NPU Host uP Host uP Control DSP Host Card MEMy Host uP MEM Host uP RapidIO Fabric RapidIO Fabric Ethernet
© Copyright 2002 RapidIOTrade Association Supported Application Classes Processor Local Bus Processor Clustering –Coherent and Non-Coherent DSP Farm Serial Backplane These applications are supported by the current specs
© Copyright 2002 RapidIOTrade Association Protocol Enhancements Virtual Channels Packet/Cell Encapsulation Flow Control Multicast Relaxed Acknowledgement Rules Possible enhancements to RapidIO that are currently under consideration These enhancements are designed to make RapidIO more suitable as a data- plane technology for embedded systems
© Copyright 2002 RapidIOTrade Association Supporting Technologies/Standards System Bringup APIs –Software APIs for booting and configuring systems HIP Platform Specification –Hardware interoperability evaluation board Error Management Specification –Hardware and Software specs for the handling of errors detected by RapidIO in a system
© Copyright 2002 RapidIOTrade Association Mechanical Standards Mezzanine Card –Work going on the extend PMC card standard to support RapidIO RapidIO on cPCI 2.x –Taskgroup working to produce standard for mapping of Serial RapidIO in CompactPCI 2.x chassis
Silicon Building Blocks for Blade Server Designs accelerate your Innovation.
11 Workshop on Information Technology March Shanghaï CONFIDENTIAL Architectures & Digital IC design.
March 9, 2015 San Jose Compute Engineering Workshop.
Architectural Freedom with Serial Interconnects NDIA Conference San Diego, CA October 20-23, 2003 Emmanuel Eriksson – Dy 4 Systems
I/O Channels I/O devices getting more sophisticated e.g. 3D graphics cards CPU instructs I/O controller to do transfer I/O controller does entire transfer.
EEC4113 Data Communication & Multimedia System Chapter 1: Introduction by Muhazam Mustapha, September 2011.
SLAC Particle Physics & Astrophysics The Cluster Interconnect Module (CIM) – Networking RCEs RCE Training Workshop Matt Weaver,
Cisco Discovery Protocol. CDP and Router Boot Up When a Cisco device boots up, CDP starts up automatically and allows the device to detect neighbor devices.
Chapter 2 Protocols and the TCP/IP Suite 1 Chapter 5 Asynchronous Transfer Mode (ATM)
Protocols and the TCP/IP Suite Asynchronous Transfer Mode (ATM)
t Popularity of the Internet t Provides universal interconnection between individual groups that use different hardware suited for their needs t Based.
InfiniSwitch Company Confidential. 2 InfiniSwitch Agenda InfiniBand Overview Company Overview Product Strategy Q&A.
Router Architectures An overview of router architectures.
Keith Williamson Manager Technical Marketing
VPX Cover Overview and Update “VPX, Open VPX, and VPX REDI ” are trademarks of VITA.
RSC Williams MAPLD 2005/BOF-S1 A Linux-based Software Environment for the Reconfigurable Scalable Computing Project John A. Williams 1
Lect1..ppt - 01/06/05 CDA 6505 Network Architecture and Client/Server Computing Lecture 5 Asynchronous Transfer Mode (ATM) by Zornitza Genova Prodanoff.
Agenda 1. QUIZ 2. TEST & LAST WEEK’S QUIZ 3. HOMEWORK 4. SWITCHING 5. POINT-TO-POINT PROTOCOL 6. INTEGRATED SERVICES DIGITAL NETWORK (ISDN) 7. X.25 8.
Infiniband Bart Taylor. What it is InfiniBand™ Architecture defines a new interconnect technology for servers that changes the way data centers will be.
#147 MAPLD 2005Mark A. Johnson1 Design of a Reusable SpaceWire Link Interface for Space Avionics and Instrumentation Mark A. Johnson Senior Research Engineer.
Universal Reconfigurable Processing Platform for Space Presented by Dorian Seagrave Gordonicus LLC.
Nios Multi Processor Ethernet Embedded Platform Final Presentation
What is Bandwidth on Demand ? Bandwidth on Demand (BoD) is based on a technology that employs a new way of managing and controlling SONET-based equipment.
Local-Area Networks. Topology Defines the Structure of the Network – Physical topology – actual layout of the wire (media) – Logical topology – defines.
Real-Time Systems Lab. OSGi overview January 23, 2002 Sung-ho Park.
Slide title In CAPITALS 50 pt Slide subtitle 32 pt Protection concerns using Switched Ethernet as internal bus for a Telecommunication Network Element.
How to construct world-class VoIP applications on next generation hardware David Duffett, Aculab.
Designing Applications Using DSP Modules
6/30/2015HY220: Ιάκωβος Μαυροειδής1 Moore’s Law Gordon Moore (co-founder of Intel) predicted in 1965 that the transistor density of semiconductor chips.
Page 1 Industrial Technology Research Institute Computer & Communication Research Laboratories Network Processor +Programmable semiconductor devices for.
Axel Jantsch 1 Networks on Chip Axel Jantsch 1 Shashi Kumar 1, Juha-Pekka Soininen 2, Martti Forsell 2, Mikael Millberg 1, Johnny Öberg 1, Kari Tiensurjä.
Interconnection Protocol Mustafa Kara Term Work.
Advantages of Reconfigurable System Architectures
Interconnection network network interface and a case study.
IDT Powering What’s Next in Communications 01 May 2000.
Univ. of TehranIntroduction to Computer Network1 An Introduction to Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
Remote Direct Memory Access (RDMA) over IP PFLDNet 2003, Geneva Stephen Bailey, Sandburst Corp., Allyn Romanow, Cisco Systems,
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Computer Networks Laboratory project. In cooperation with Mellanox Technologies Ltd. Guided by: Crupnicoff Diego. Gurewitz Omer. Students: Cohen Erez.
CS 4396 Computer Networks Lab Router Architectures.
PaxComm Co. Ltd. 라우터 / 스위치 Chipset ㈜ 팍스콤. PaxComm Co. Ltd. 백 영식 2 목차 1. Layer 2, Layer 3 switching 2. Switching Chip architectures 3. Galileo-I architecture.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
RapidIO based Low Latency Heterogeneous Supercomputing Devashish Paul, Director Strategic Marketing, Systems Solutions
Data and Computer Communications Eighth Edition by William Stallings Chapter 1 – Data Communications, Data Networks, and the Internet.
Introduction to WAN Technologies
IETF CAPWAP Protocol Objectives China Mobile,Huawei Technology, Intel Corporation,ZTE,RITT Nov. 8,2004.
USB 2.0 to SD-Card File Transfer
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
© 2017 SlidePlayer.com Inc. All rights reserved.