Presentation is loading. Please wait.

Presentation is loading. Please wait.

Design Tools, Flows and Library Aspects during the FE-I4 Implementation on Silicon Vladimir Zivkovic National Institute for Subatomic Physics Amsterdam,

Published byChester Fox Modified over 8 years ago

Similar presentations

Presentation on theme: "Design Tools, Flows and Library Aspects during the FE-I4 Implementation on Silicon Vladimir Zivkovic National Institute for Subatomic Physics Amsterdam,"— Presentation transcript:

1 Design Tools, Flows and Library Aspects during the FE-I4 Implementation on Silicon Vladimir Zivkovic National Institute for Subatomic Physics Amsterdam, the Netherlands Microelectronics User Group (MUG) meeting Topical Workshop on Electronics for Particle Physics (TWEPP) 2011 Vienna, September 27 th 2011

2 MUG, Vienna, 27-09-2011 FEI4-A Architecture and Design Foundations 2 Vladimir Zivkovic Radiation hardness out of the box Good power distribution Essential when making the long columns Substrate isolation (T3) Essential when using standard cell synthesized logic Innovations - Region architecture (memory on pixel) - Modular approach and distributed design - Low current operation, fault tolerance, digital and mixed-signal Test Benches for Simulation Multi-site collaboration -> design repository necessary (SOS Cliosoft platform) vv 8M 130 nm CMOS 3-2-3 Stack

3 MUG, Vienna, 27-09-2011 Layout Foundation 3 Vladimir Zivkovic Isolated NMOS / PMOS T3 isolates the switching activity of digital circuits from the substrate and other blocks - very convenient for modular (core) – based designs DM option chosen over LM for : More flexibility to provide good power distribution (low resistivity M8 and M7) Good shielding (M7 is less resistive, so M8 can be sacrificed to provide for a solid shield) Good for inter-block routing (low RC) Full MOSIS support Mind: local routing restricted to 3 metal layers due to bad local high density routing

4 MUG, Vienna, 27-09-2011 Standard Cell Library – ARM Fully characterized and qualified, low-power version also available, as well as SEU-resistant Extensive use of inherited connections –Some problems during delivery exchange experienced there due to the non- uniform distribution of the library 4 Vladimir Zivkovic All digital blocks placed in T3-isolated pwells A stable substrate (under T3 isolation) is guaranteed by enforcing a maximum distance of 100 μ m between substrate contacts

5 MUG, Vienna, 27-09-2011 Design Repository 5 Vladimir Zivkovic SOS design repository from cliosoft.com Repository hosted at LBNL and mirrored at all other sites

6 MUG, Vienna, 27-09-2011 Design Flow for FEI4 at NIKHEF (digital) 6 Vladimir Zivkovic RTL creation with Verilog (no VHDL!) Two-pass mapped flow for synthesis and DfT –Synopsys Design and DfT Compiler, Version B-2008.09-SP2 for linux Placement and Routing –Cadence Encounter Digital Implementation (EDI) 9.1 –Cadence SoC Encounter v07.10-s219_1 (reference, backup) Physical Netlist Verification and Sign-off –Statistical Timing Analysis (STA) with.spef, Synopys PrimeTime, Version B-2008.09-SP2 for linux Physical Verification –Virtuoso 6.1.3 _> 6.1.4 Open Access –DRC, LVS, netlist extraction with parasitics with Calibre 2009.3_32.2 ATPG –Synopsys TetraMAX ATPG, Version B-2008.09-SP2 for linux Simulations –Cadence NcSim 8.2 -> NcSim 9.2

7 MUG, Vienna, 27-09-2011 Readout Core Modification 7 Vladimir Zivkovic Layout boundary fixed Pin positions fixed Timing constraints the same 15% larger design had still to be fit in Design Flow going back and fourth between Synopsys and Cadence Top-level integration issues

8 MUG, Vienna, 27-09-2011 Design Flow for FEI4 at NIKHEF (analog) 8 Vladimir Zivkovic Schematic capture, layout creation –Virtuoso 6.1.3 Simulations –MMSIM 7.0 Physical Verification –DRC –Assura 3.1.7 OA (easy to use, primary) –Calibre 2009.3_32.2 (final) –LVS –Assura 3.1.7 OA –Calibre 2009.3_32.2 Extraction –QRC EXT 7.12

9 MUG, Vienna, 27-09-2011 Design Verification Efforts Standalone block simulations with extracted parasitics Open Verification Methodology Environment (OVM) –This means that the real life commands/functions are converted into the testbench. 9 Vladimir Zivkovic Digital full chip simulations Parasitic capacitances, process variations, interconnect delays included Digital (block interconnect) extraction using Assura black-box approach

10 MUG, Vienna, 27-09-2011 Mixed-Signal Top-level Testbench 10 Vladimir Zivkovic Analog/Mixed-signal functionality check from the top-level Model driven test & verification development IC model Loadboard & instrument model Test description Each hardware component can be modeled at arbitrary level of abstraction

11 MUG, Vienna, 27-09-2011 ATPG and Test Assembly Flow 11 Vladimir Zivkovic

Download ppt "Design Tools, Flows and Library Aspects during the FE-I4 Implementation on Silicon Vladimir Zivkovic National Institute for Subatomic Physics Amsterdam,"

Similar presentations

Z. Stamenković 1, M. Giles 2, and F. Russi 2 1 IHP GmbH, Frankfurt (Oder), GERMANY 2 Synopsys Inc., Mountain View, CA, USA 13th IEEE European Test Symposium,

Z. Stamenković 1, M. Giles 2, and F. Russi 2 1 IHP GmbH, Frankfurt (Oder), GERMANY 2 Synopsys Inc., Mountain View, CA, USA 13th IEEE European Test Symposium,
FPGA (Field Programmable Gate Array)

FPGA (Field Programmable Gate Array)
TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.
Ch.3 Overview of Standard Cell Design

Ch.3 Overview of Standard Cell Design
Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.

Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.
MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.

MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.
The Design Process Outline Goal Reading Design Domain Design Flow

The Design Process Outline Goal Reading Design Domain Design Flow
Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Physical Design Outline –What is Physical Design –Design Methods –Design Styles –Analysis and Verification Goal –Understand physical design topics Reading.

Physical Design Outline –What is Physical Design –Design Methods –Design Styles –Analysis and Verification Goal –Understand physical design topics Reading.
An Introduction to Synopsys Design Automation Jeremy Lee November 7, 2007.

An Introduction to Synopsys Design Automation Jeremy Lee November 7, 2007.
CSCE 613 VLSI design is mostly about CAD/EDA tools Many different tools for VLSI design Developed as a new course, independent of previous version Adopt.

CSCE 613 VLSI design is mostly about CAD/EDA tools Many different tools for VLSI design Developed as a new course, independent of previous version Adopt.
CS 151 Digital Systems Design Lecture 38 Programmable Logic.

CS 151 Digital Systems Design Lecture 38 Programmable Logic.
Using VHDL VHDL used for Simulation Synthesis.

Using VHDL VHDL used for Simulation Synthesis.
EDA TOOLS. Why EDA? Imagine a Intel based micro processor having 1.5 million transistors. Would it be feasible to design such a complex system with help.

EDA TOOLS. Why EDA? Imagine a Intel based micro processor having 1.5 million transistors. Would it be feasible to design such a complex system with help.
CNRS – INPG – UJF AIDA Workshop, April 8-9, 2013, Frascati (Roma), Italy CAD Tools for 3D-IC and TSV-based designs Kholdoun TORKI

CNRS – INPG – UJF AIDA Workshop, April 8-9, 2013, Frascati (Roma), Italy CAD Tools for 3D-IC and TSV-based designs Kholdoun TORKI
Robust Low Power VLSI R obust L ow P ower VLSI Memory Management Units for Instruction and Data Cache for OR1200 CPU Core Arijit Banerjee ASIC/SOC Class.

Robust Low Power VLSI R obust L ow P ower VLSI Memory Management Units for Instruction and Data Cache for OR1200 CPU Core Arijit Banerjee ASIC/SOC Class.
R. Kluit Electronics Department Nikhef, Amsterdam. Integrated Circuit Design.

R. Kluit Electronics Department Nikhef, Amsterdam. Integrated Circuit Design.
Hitendra Divecha Sr. Product Marketing Manager SSV Summit November 21 st, 2013 QRC Extraction.

Hitendra Divecha Sr. Product Marketing Manager SSV Summit November 21 st, 2013 QRC Extraction.
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 1 Introduction.

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 1 Introduction.

Similar presentations

Ads by Google