Presentation is loading. Please wait.

Presentation is loading. Please wait.

Real-Time DSP Multiprocessor Implementation for Future Wireless Base-Station Receivers Bryan Jones, Sridhar Rajagopal, and Dr. Joseph Cavallaro.

Similar presentations


Presentation on theme: "Real-Time DSP Multiprocessor Implementation for Future Wireless Base-Station Receivers Bryan Jones, Sridhar Rajagopal, and Dr. Joseph Cavallaro."— Presentation transcript:

1 Real-Time DSP Multiprocessor Implementation for Future Wireless Base-Station Receivers Bryan Jones, Sridhar Rajagopal, and Dr. Joseph Cavallaro

2 Wireless Information Applicance – RENE Home Area Wireless LAN High Speed Office Wireless LAN Outdoor CDMA Cellular Network

3 Home Area Wireless LAN Wireless Information Applicance – RENE High Speed Office Wireless LAN Outdoor CDMA Cellular Network

4 Wireless Information Appliance Challenges: Higher data rates Longer battery life (lower power signals) noise MAI reflections base station fading attenuation multipath

5 Wireless Information Appliance Solution: Advanced DS-CDMA joint multiuser channel estimation and detection Fixed-point friendly Focus on baseband processing Real-world: Asynchronous Fading channel Performance includes both estimation and detection

6 Outline Algorithms for joint estimation and detection Wireless testbed (Simulink + RealSync) Multiprocessor implementation Results and conclusions

7 As each bit arrives: Form cross- and auto-correlation matrices from windowed data Algorithms – channel estimation R bb, R br downdate update 0 (newest) L (oldest)Window index: … … Pilot bits or Detected bits Chips from antenna b r

8 As each bit arrives: Update channel estimate iteratively: becomes  controls convergence behavior. A contains both amplitude and delay information for each user. Algorithms – channel estimation

9 Algorithms – detection (CMF) Separate odd and even columns of channel estimate Form initial estimate of users’ bits via code-matched filtering Soft: Hard:

10 Form L, R, C matrices from channel estimate Improve estimate of users’ bits via parallel interference cancellation Algorithms – detection (PIC)

11 Outline Algorithms for joint estimation and detection Wireless testbed (Simulink + RealSync) Multiprocessor implementation Results and conclusions

12 Wireless testbed – Simulink Provide a rapid development / debug environment Generate data for a varieties of SNRs, users, spreading codes, channels Determine bit error rate

13 Wireless testbed – Simulink Joint estimation and detection runs on DSP, while data generation, analysis runs on host!

14 Wireless testbed – RealSync Simulink in Simulink out RealSync S-function PutMatrix(out)GetMatrix(in1, in2) Estimate, detect DSP

15 Outline Algorithms for joint estimation and detection Wireless testbed (Simulink + RealSync) Multiprocessor implementation Results and conclusions

16 Multiprocessor implementation Sundance multi-processor board with 3L Diamond multi-P OS Twin TI TMS320C6701 processors Twin Xilinx Virtex 300K gate FPGAs 3L software allows easy reconfiguration of programs, tasks among processors

17 Multiprocessor implementation Interprocessor communication via comm-ports (no shared memory) @ 5MB/sec. Blocks during data transfer. Task partitioning: estimator on one processor, detector on the other. Goal: keep both processors maximally busy

18 Outline Algorithms for joint estimation and detection Wireless testbed (Simulink + RealSync) Multiprocessor implementation Results and conclusions

19 Results – static single proc.

20 Results – static single vs. dual

21 Results – tracking single vs. dual

22 Conclusions Performance measures should include channel estimation and detection time. Estimation and detection map well to a dual-processor implementation. “The right algorithms, the right tools… the real world”


Download ppt "Real-Time DSP Multiprocessor Implementation for Future Wireless Base-Station Receivers Bryan Jones, Sridhar Rajagopal, and Dr. Joseph Cavallaro."

Similar presentations


Ads by Google