Presentation is loading. Please wait.

Presentation is loading. Please wait.

Instrumentation Department Rutherford Appleton Laboratory27 March 2002 CMS Tracker FED Front End Module Analogue Circuit Considerations Draft 1.0 Rob Halsall.

Similar presentations


Presentation on theme: "Instrumentation Department Rutherford Appleton Laboratory27 March 2002 CMS Tracker FED Front End Module Analogue Circuit Considerations Draft 1.0 Rob Halsall."— Presentation transcript:

1 Instrumentation Department Rutherford Appleton Laboratory27 March 2002 CMS Tracker FED Front End Module Analogue Circuit Considerations Draft 1.0 Rob Halsall et al. Draft 1.0 Rob Halsall et al.

2 Instrumentation Department Rutherford Appleton Laboratory27 March 2002 Signal Ranges 0.2 V 1.56 V 1.4 V 0.4 V 0 V Common Mode Limits of Opto Rx Output, assuming default opto settings - see below 1V range of header/signal + common mode -> 10 bit, 1 mV/bit 0.25V range of signal -> 8 bit, 1mV/bit 1.5 V 0.5 V 0 V Opto RX Output ADC Input Opto RX Offset, 0.2V -> 0.56V Default Opto Rx Controls = 000110 Assume Opto Rx Offset voltage closely matched across all 12 channels

3 Instrumentation Department Rutherford Appleton Laboratory27 March 2002 Single Stage AD8138 or equivalent 8138 750R 1500R 22R + - - + +3.3/5V -3.3/5V ADC 100R DAC VD/3 VD=+3.3V + - 10 VD External resistor diff gain of 2 Gain is adjustable 2V peak to peak mode High AC currents fed back through feedback resistors Causes Ripple Problem - couples directly to output Point needs less than half LSB ripple ~500µV Common to up to 12 channels in module Possible cross talk between channels High AC current fed back to Opto Rx Output DC Currents effecting operating point Opto Rx ouput is a current source not voltage source Opto Rx

4 Instrumentation Department Rutherford Appleton Laboratory27 March 2002 Single Stage AD8131 or equivalent 8131 22R + - - + +3.3/5V -3.3/5V ADC 100R DAC VD/3 VD=+3.3V + - 10 VD External resistor-less diff gain of 22V peak to peak mode Ripple Problem - couples directly to output Point needs less than half LSB ripple ~500µV High AC currents fed back through feedback resistors Common to up to 12 channels in module Possible cross talk between channels High AC current fed back to Opto Rx Output DC Currents effecting operating point Opto Rx ouput is a current source not voltage source Opto Rx

5 Instrumentation Department Rutherford Appleton Laboratory27 March 2002 Two Stage AD8138-8131 or equivalents 8131 22R + - - + +3.3/5V -3.3/5V ADC 100R DAC VD/3 VD=+3.3V + - 10 VD 8138 - + + - +3.3/5V -3.3/5V Resistor-less gain of -1 Vout+ = Vin+ Vout- = 2 VOCM - Vin+ External resistor-less gain of 2 Vout+ = VOCM + Vin+ Vout- = VOCM - Vin+ 2V peak to peak mode Driving High Impedance Inputs Common to 12 channels in module Opto Rx

6 Instrumentation Department Rutherford Appleton Laboratory27 March 2002 Two stage transfer functions example AD8138 AD8131 Opto Rx Output Offset of 0.2V Signal swing of 1V ADC in 2 VPP Mode ADC Common Mode VDD/3 = 1V

7 Instrumentation Department Rutherford Appleton Laboratory27 March 2002 Single Stage EL2140 or equivalent 2140 22R + - + - +3.3V -3.3V ADC 100R DAC VD/3 VD=+3.3V + - 10 VD External resistor- less gain of 22V peak to peak mode True Differential Instrumentation Amplifier 3 op-amp internal architecture - to be confirmed All Inputs High Impedance Driving High Impedance Inputs Common to 12 channels in module Opto Rx

8 Instrumentation Department Rutherford Appleton Laboratory27 March 2002 Summary AD8131/8AD8131 & 8EL2140C Approach 1 stage2 Stage1 Stage Amp typeDiffDiffDiff Instr Amp Gain AdjYes/NoNoNo Ripple >= LSB<<LSB<<LSB Power Estimate*85W95W75W CostLow/ModHighLow VendorMajorMajorIntersil Second SourceTITINo? PackageµSOICµSOICSOIC Sim ModelYesYesYes EL2140C - needs further study? * Estimated FED Power - still under study AD8131/8AD8131 & 8EL2140C Approach 1 stage2 Stage1 Stage Amp typeDiffDiffDiff Instr Amp Gain AdjYes/NoNoNo Ripple >= LSB<<LSB<<LSB Power Estimate*85W95W75W CostLow/ModHighLow VendorMajorMajorIntersil Second SourceTITINo? PackageµSOICµSOICSOIC Sim ModelYesYesYes EL2140C - needs further study? * Estimated FED Power - still under study

9 Instrumentation Department Rutherford Appleton Laboratory27 March 2002 9U Board Layout Front End Envelope 270 mm130 mm 366.7 mm 1 8 45 mm

10 Instrumentation Department Rutherford Appleton Laboratory27 March 2002 Front End Module Layout EL2140/XC2V40/XC2V2000 Opto Rx NGK 45 mm Double Sided Single Sided 130 mm 27 x 27 mm 12 x 12mm 9 x 9 mm 5 x 3 mm 33 x 40 mm FPGA XC2V1000- XC2V3000 FG676 FPGA XC2V40 CS144 ADC AD9218 ST48 DIFF OP-AMP AD9218 RM8 - µSOIC N.B. No Passives Shown 17 x 17mm FPGA XC2V250 FG256 5 x 6 mm DIFF OP-AMP EL2140 SOIC


Download ppt "Instrumentation Department Rutherford Appleton Laboratory27 March 2002 CMS Tracker FED Front End Module Analogue Circuit Considerations Draft 1.0 Rob Halsall."

Similar presentations


Ads by Google