Presentation is loading. Please wait.

Presentation is loading. Please wait.

Local Trigger Control Unit prototype M. Della Pietra, A. Di Cicco, P. Di Meo, G. Fiorillo, P. Parascandolo.

Similar presentations


Presentation on theme: "Local Trigger Control Unit prototype M. Della Pietra, A. Di Cicco, P. Di Meo, G. Fiorillo, P. Parascandolo."— Presentation transcript:

1 Local Trigger Control Unit prototype M. Della Pietra, A. Di Cicco, P. Di Meo, G. Fiorillo, P. Parascandolo

2 LTCU discriminates the 18 inputs comparing them with a remote controlled threshold (one for each input). It can mask the noisy inputs It gives as output two Trigger proposals (T 0 and T 1 ), each one coming from FastOR of 9 inputs. It measures the rate of Trigger proposals for each input. All the board functionalities are driven by a remote controller through RS232 LTCU 9 T1T1 T2T2 9 TCU  32 from v791 1 board for each of 20 Racks per chamber (80 in total) where the induction II and collection planes are cabled in It receives as input analogical  32 coming from the v791 boards (generally 9 of 2nd induction and 9 of collection) LTCU Prototype overview CH_out

3 Xilinx Spartan 2 RS_232 DAC PC v793 No Input V Th  (from induction II plane)  (from collection plane) BACKFRONT TCU V Th Induction II plane signal Collection plane signal 18 discriminators v791 T1nT1n T2nT2n Pulse Test LTCU prototype layout diagram Pulse Test Oscillator 10 MHz Channel Out Ch_out

4 LTCU – Input for 1ch RC filter  n from v791 D n to FPGA SDATA from FPGA SCLK from FPGA TL712 - Discriminator DAC V ref = ~ 250 mV 8 bit = 256 step  0.1 mV step signal from FPGA LM6171 – LM6172 Voltage follower to drive discriminator input Test pulse input  60 KHz Noise filter TLC5628C 8bit – 8ch serial

5 RS232 in\out2 FastOR out 18x1 Mux outVME controller in\out 18 TL711 discriminators TLC5628C 8bit – 8ch serialXILINX Spartan 2 XC2S100 – 5PQ208 LTCU prototype Front Back 18 ASum input No input Power supply input 10 MHz Oscillator LM Input voltage followersLM6172 to drive threshold discriminators input

6 LTCU – FPGA block diagram RS_232 interface INPUT Interface Mask & fast OR Sync Fired channels recorder Internal Xilinx Spartan 2 RAM Time window Read mask Write mask Read cnt Write DAC DAC interface D[17-0] Test pulse SDATA SCLK 3 3 T1T1 T2T2 D[8-0] D[17-9] S_IN S_OUT MUX 18 D[17-0] Read channel Ch out

7 Status of FPGA logic design RS232 interface logic are implemented and simulated Test pulse and DAC logics are under test on board Input interface and FastOR are implemented Mask block and fired channel recorder must be designed

8 LTCU – FPGA contents: schematic RS232 – interface block FastOR block

9 LTCU - RS232 interface Receives RS232 serial data: –Write mask: 4 byte (1 Control Word + 3 byte data); –Read mask: 1 byte (CW); –Write DAC: 3 byte (1 CW + 2 byte data); –Read cnt: 2 byte (1 CW + 1 byte data); –Time window: 1 byte (CW); –Test pulse: 1 byte (CW); –Read channel: 2 byte (1 CW + 1 byte data). Gives in output: –External signal: RS232 serial out, 3 signals for each DAC, 4 test pulse signals; –Internal signal: write mask words, read channel word, read count word, time window signal

10 LTCU - RS232 interface: schematic 10 bit SIPO input register and RS232 controller Operation controller Control word decoder DAC controller Read Cnt, Mask, Time window and Read channel controller

11 RS232 datasheet Asyncronous one directional two data lines bus Every transfer is composed by start bit, 8 bit data (from LSB to MSB), stop bit. Rate: 9600 bps (100  s pulse duration) Lines standby state: H

12 LTCU - RS232 controller Recognizes start transition. Gives ten sampling pulses: –First pulse after 50  s from falling edge of the start transition –Then every 100  s Gives load pulse after stop bit. Data are stored in an external SIPO 10 bit register each sampling pulse

13 LTCU - RS232 controller: schematic Start detector and sync block Sampling pulses generator Load and reset generator

14 Simulation input conditions: 1 byte data: (55\HEX) data rate: 9600 bps LTCU – RS232 controller: simulation Input data pulse duration: 100  s First sampling pulse 50 ns after Start bit H-L transition Sampling pulse period after first: 100  s Data are correctly stored

15 LTCU – FPGA operation WRITE_MK: mask input channel. Control word byte: READ_MK: read which channels are masked. CW byte: WRITE_DAC: set discriminators threshold. CW byte: READ_CNT: read channel hits from memory. CW byte: TEST_P: test pulse mode. CW byte: tt (2 LS bits to select channels to test) T_WIN: set time window to count fired input. CW byte: ww (2 LS bits to select time window width) READ_CH: set one input channel to output. CW byte:

16 LTCU – Control word decoder Receives 1 byte data Decodes the control word received Give a different signal for each control word

17 LTCU – Control word decoder: schematic

18 LTCU – Operation controller FSM designed in ONE HOT logic; Receives signal from Control word controller; Gives different enable signal for each controller of RS232 interface; Give test pulse and time window signals.

19 LTCU – Operation controller: schematic Read mask: 1 states Write mask: 4 states Write DAC: 3 statesRead cnt: 2 states Test pulse: 1 states Time windows width 2 LS bit decoder Time window: 1 states 2 LS bit decoder Read channel: 2 states

20 LTCU – Operation controller: simulation First LOAD pulse enables Control word controller Control word controller decodes Write DAC command and gives a pulse on WRITE_DAC line After WRITE_DAC pulse the FSM gives 2 pulse to store 2 byte data EX: Write DAC Data are correctly stored

21 DAC datasheet (I) TLC5628 – octal 8bit DAC; Serial interface digital data input; Digital data are clocked into internal DAC serial register on the falling edge of the clock signal; DAC output are updated only when LOAD becomes low (L); 12 bit data transmission: 3bit DAC channel + 1bit range RNG (fixed to L) + 8bit voltage code;

22 DAC datasheet (II) Setup time data input t su (DATA-CLK): min 50ns; Hold time data input t v (CLK-DATA): min 50ns; Setup time clock eleventh falling edge to load pulse t su (CLK-LOAD): min 50ns; LOAD pulse duration t w : min 250 ns; Setup time load to new clock transmission t su (CLK-LOAD): min 50ns; Clock frequency: max 1 MHz;

23 LTCU - DAC controller Receives two byte data: LS byte: CODE [7-0] MS byte: XXX A1_DAC A0_DAC A2_CH A1_CH A0_CH Give serial clock, serial data and load to selected DAC on board

24 LTCU - DAC controller: schematic Two PISO input registers DAC address decoder Serial Clock and shift pulse generator Outputs Load and reset generator

25 Simulation input conditions: MS byte: (01\HEX): DAC0 – Channel B selected LS byte: (55\HEX) LTCU - DAC controller: simulation Clock pulse duration: 1.6  s Setup time (DATA-CLOCK): 800 ns Hold time (CLOCK-DATA): 800 ns Load pulse duration: 300 ns Last bit hold time (CLOCK-DATA): 400 ns Setup time (CLOCK-LOAD): 100 ns Datasheet conditions respected

26 LTCU – FPGA preliminary occupancy Occupancy 11%

27 LTCU – Control Software LTCU prototype is controlled via RS232 by LTCU Control software developed in NI Labview; The LTCU Control drives all the boad functionalities; Software is partially developed: ready up to now DAC threshold controller and Test pulse controller

28 Only enabled channels are sent to LTCUThe transmission start when send button is pressed LTCU – Slow Control software: DAC threshold controller Each channel threshold can be set All channels can be set together

29 LTCU – Slow Control software: Test pulse controller Only enabled channels are tested when Send button is pushed

30 Conclusions The LTCU prototype board are printed The electric test of board is in progress The LTCU RS232 interface and its all functionalities are designed and simulated The LTCU control software is partially developed

31 To do Design Fired channels recorder Post-layout simulation of full FPGA logic Test board functionality Test with detector signals


Download ppt "Local Trigger Control Unit prototype M. Della Pietra, A. Di Cicco, P. Di Meo, G. Fiorillo, P. Parascandolo."

Similar presentations


Ads by Google