Presentation is loading. Please wait.

Presentation is loading. Please wait.

PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying.

Published byEmerald Douglas Modified over 7 years ago

Similar presentations

Presentation on theme: "PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying."— Presentation transcript:

1 PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties 12. - 16. June 2016, AMICSA 2016, Gothenburg Rad Hard Mixed-Signal Design Dr. Sebastian Millner Using a Standard Commercial Process for Full Custom Andreas Zoller Volker Lück

2 PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Overview »Motivation for and special requirements for AMS-ASIC-Design at Tesat »Choices and Decisions »Process Selection »Design Flow »Hardening Approach »Example »Acknowledgements 13.06.20162

3 PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Motivation and Requirements »Tesat is „just an equipment supplier“ »Improvement of equipment needs higher integration of functionality »Effort to be concentated to main competence »ASIC design concentrated on own applications 313.06.2016

4 PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties History »Pure digital ASIC/FPGA design using space qualified processes »AT4, Atmel 0.5 µ CMOS 5V digital »First mixed signal designs using analog IPs and radiation hardened digital library (DARE), qualified »Knut, UMC 180 nm, CMOS, 3.3V, Mixed Signal »First mixed signal test designs using own analog circuits and non-hardened library elements, hardened on design level, tlfa1, Lfoundry 180 nm »Mixed signal ASIC design approach using analog Ips »txfa1, XFab 180 nm »lama, XFab 180 nm 4 - where Tesat comes from 13.06.2016

5 PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Choices and Decisions 5 „Make“ Analog-on-Top „commercial process“ „Buy“ Digital-on-Top „space qualified process“ Hardening by Process / Device / Design ? 0.5µm, 0.35µm, 250nm, … 90nm, 60nm 13.06.2016

6 PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Choices and Decisions 6 - Criteria Cost Time Risk Performance 13.06.2016

7 PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Choices & Decisions 7 Look for Best performance Lowest Effort Best Schedule Highest integration Lowest risk Optimum Compromise! 13.06.2016

8 PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Make or Buy? ProContra Make »Independent »Easy adaption to modified requirements »Own experience grows »Detailed information on implementation »Need for qualified personel and tools »Increased qualification effort »Increased procurement effort Buy »No internal effort in tools and qualified manpower »Experience from supplier can be used »Existing designs might be reused »Access to suppliers technologies »Worse communication than make »Worse reuse than make »Dependency on supplier »No internal details known 813.06.2016

9 PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Process Selection »Select node that most convinient with respect to »TID »SEE »Cost »Voltages »Toolset »Select process that supports MPWs »Select process that supports small quantities »Select process with good foundry support 913.06.2016

10 PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Hardening Approach »On process levelmuch too expensive »On primitive device levelresults in expensive Library development! »On design level / system level„less optimal“ than on device level „waste“ of silicon area and power »Hardening on design level provides solution with minimum investment and easiest transfer to other technologies ! 1013.06.2016

11 PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Hardening Approach »Digital Section: »Check library primitives by testing for radiation hardness »Select only suitable ones and apply hardening on design level  Tesat implemented full TMR by automated netlist  modification after ordinary Synthesis »Analog Section: »Check primitives by testing for radiation hardness »Select only suitalble ones and take degradation into account »Perform SEE-simulation on sensitive nodes »by SEE-Pulse simulation and optimize circuit parameters 11 2-stage OTA simulation High impedance node Output 13.06.2016

12 PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Analog or digital „on-top“? ProContra Analog on top »well known by analog designers »adapted to designs with rather small digital part and »Easy »High effort and lots of manual work Digital on top »Good tooling support for P&R »Easy backannotation from external pins »Integration of analog blocks not state of the art »Integration of analog models into simulation and synthesis not state of the art »Requires additional effort for integration of analog functions into digital design flow »Worse support by tools and suppliers 1213.06.2016

13 PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Analog or digital „on-top“? »Hot topics for „digital-on-top“: »What should top-netlist contain? »How about Power supplies, not usual in digital netlists. »How to pass analog signals through synthesis »How to model analog signals for simulation »How to manage wire width for analog signals during P&R? »How to characterize analog cells efficiently for digital design flow 1313.06.2016

14 PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Modelling Decision 14 VHDL-AMS Mixed Mode Simulation Real- Number Modelling New Language New Tools Made for AMS! Slow precise No new tools Accuracy fast Digital tool support Tool Integration 13.06.2016

15 PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Example »Luca, TM/TC device for LCamp application, providing Bias point regulation for RF-chain »Technology: Xfab XH180 »Die Size: 6x6 mm² »Gate Count:500 kGates incl. full-TMR »Clock domains:1x 16 MHz »Analog Functions:DAC, ADC, analog regulation, Power Supply »Supply ranges:-5 V … +8 V »Radiation Hardness issues solved:SEU-hardness improved by provision of TMR-IO-Buffer 1513.06.2016

16 PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Actual Decisions »Make, not buy »Commercial, not space qualified »Digital, not analog on top »Real number modelling and mixed-mode simulation, not AMS »Hardening on design and system level »IP reuse, not copy & paste »Accept deficiencies, don‘t try to change things you cannot change 1613.06.2016

17 PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties What is missing? »Helpful Design rules for analog / mixed-signal Design »ECSS-Q-ST-60-02 seems not to really cover development of devices using commercial technologies »Standard Toolset used for mixed-Signal Design for Analog-on-Top and/or Digital-on-Top design approach 1713.06.2016

18 PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Acknowledgements »I want to thank my coauthors for their contribution to that paper and much more for all the effort they and my whole team take to make mixed signal ASIC designs as shown before real »I want to thank ESA for support during the last mixed signal development in frame of the ARTES 5.2 „New Lcamp Technologies“ project ESTEC contract. no. 4000111633/14/NL/EM) »I want to thank the audience for the attention 13.06.201618 Any Questions

Download ppt "PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying."

Similar presentations

FPGA (Field Programmable Gate Array)

FPGA (Field Programmable Gate Array)
Hydrological information systems Svein Taksdal Head of section, Section for Hydroinformatics Hydrology department Norwegian Water Resources and Energy.

Hydrological information systems Svein Taksdal Head of section, Section for Hydroinformatics Hydrology department Norwegian Water Resources and Energy.
Overview Why VLSI? Moore’s Law. The VLSI design process.

Overview Why VLSI? Moore’s Law. The VLSI design process.
ST/SEU-CO | | © Robert Bosch GmbH reserves all rights even in the event of industrial property rights. We reserve all rights of disposal such as copying.

ST/SEU-CO | | © Robert Bosch GmbH reserves all rights even in the event of industrial property rights. We reserve all rights of disposal such as copying.
SAAB SPACE 1 The M2 ASIC A mixed analogue/digital ASIC for acquisition and control in data handling systems Olle Martinsson AMICSA, October 2-3, 2006.

SAAB SPACE 1 The M2 ASIC A mixed analogue/digital ASIC for acquisition and control in data handling systems Olle Martinsson AMICSA, October 2-3, 2006.
Analog-to-Digital Converter (ADC) And

Analog-to-Digital Converter (ADC) And
Waiving Known DRC Violations from Layout IP

Waiving Known DRC Violations from Layout IP
© IMEC 2010 MIXED SIGNAL RADIATION TOLERANT DESIGN WITH DARE KNUT ASIC.

© IMEC 2010 MIXED SIGNAL RADIATION TOLERANT DESIGN WITH DARE KNUT ASIC.
© 2005, it - instituto de telecomunicações. Todos os direitos reservados. Automatic Analog Integrated Circuits Layout Generator 9 th Annual “HUMIES” Awards.

© 2005, it - instituto de telecomunicações. Todos os direitos reservados. Automatic Analog Integrated Circuits Layout Generator 9 th Annual “HUMIES” Awards.
Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.

Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.
1 Chapter 13 Cores and Intellectual Property. 2 Overview FPGA intellectual property (IP) can be defined as a reusable design block (Hard, Firm or soft)

1 Chapter 13 Cores and Intellectual Property. 2 Overview FPGA intellectual property (IP) can be defined as a reusable design block (Hard, Firm or soft)
Threshold Voltage Assignment to Supply Voltage Islands in Core- based System-on-a-Chip Designs Project Proposal: Gall Gotfried Steven Beigelmacher 02/09/05.

Threshold Voltage Assignment to Supply Voltage Islands in Core- based System-on-a-Chip Designs Project Proposal: Gall Gotfried Steven Beigelmacher 02/09/05.
Status of 65nm foundry access for Aida June 2013 A. Marchioro CERN/PH-ESE.

Status of 65nm foundry access for Aida June 2013 A. Marchioro CERN/PH-ESE.
Introduction to BIM BIM Curriculum 01.

Introduction to BIM BIM Curriculum 01.
ESD for the Fabless Semiconductor Company Golden Rules of ESD Due Diligence for Third Party Intellectual Property Golden Rules of ESD Due Diligence for.

ESD for the Fabless Semiconductor Company Golden Rules of ESD Due Diligence for Third Party Intellectual Property Golden Rules of ESD Due Diligence for.
Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.

Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.
Open Discussion of Design Flow Today’s task: Design an ASIC that will drive a TV cell phone Exercise objective: Importance of codesign.

Open Discussion of Design Flow Today’s task: Design an ASIC that will drive a TV cell phone Exercise objective: Importance of codesign.
ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.

ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.

1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
IEEE ICECS 2010 SysPy: Using Python for processor-centric SoC design Evangelos Logaras Elias S. Manolakos {evlog, Department of Informatics.

IEEE ICECS 2010 SysPy: Using Python for processor-centric SoC design Evangelos Logaras Elias S. Manolakos {evlog, Department of Informatics.

Similar presentations

Ads by Google