Presentation is loading. Please wait.

Presentation is loading. Please wait.

1 ECE 734 Final Project Presentation Fall 2000 By Manoj Geo Varghese MMX Technology: An Optimization Outlook.

Published byShanon Bond Modified over 7 years ago

Similar presentations

Presentation on theme: "1 ECE 734 Final Project Presentation Fall 2000 By Manoj Geo Varghese MMX Technology: An Optimization Outlook."— Presentation transcript:

1

2 1 ECE 734 Final Project Presentation Fall 2000 By Manoj Geo Varghese MMX Technology: An Optimization Outlook

3 2 Issues Facing MMX Today Latency. Cache Limits and Structure./Pipelining Floating Point Operation. Instruction Pairing/Mixing MMX instructions. Speed of Execution. Where are we in store for??

4 3 Next Generation Technology Intel ® Pentium ® 4 is an example Net Burst TM Architecture 1.5 GHz Processor. 400 MHz System Bus. Advanced Floating Point Operations. Trace Caches-Advanced Branch Prediction Algorithm. L1 Execution Cache + Data Cache. 256KB L2 Advanced Trace Cache. Hyper Pipelined Technology. 20 Level Pipelining. Rapid Execution Engine. Speed of ALU = 2 * Core frequency YES !!! (Atleast for integer operations) Do we stop here? Of Course No!!!!

5 4 But what about MMX Capability SSE2-Streaming SIMD Extensions 2 144 new Instructions for Double Precision FP. Cache and Memory Management. Enable 3-D Graphics. Video Decoding/Encoding/ Speech Recognition. 128 bit MMX Registers. Separate Register for Data Movement. Visual internet- Voice over IP.

6 5 Work and Present Status Mentor Graphics Pipelining –Single level Clock cycle time reduced from 120-58ns !!! Imagine 20 Level Pipelining in P4!!! Cache Consideration. MMX instruction latencies. Pair MMX instructions. Mix MMX & Integer instructions. Study of Processors.

Download ppt "1 ECE 734 Final Project Presentation Fall 2000 By Manoj Geo Varghese MMX Technology: An Optimization Outlook."

Similar presentations

Machine cycle.

Machine cycle.
Intel Pentium 4 ENCM 515 - 2002 Jonathan Bienert Tyson Marchuk.

Intel Pentium 4 ENCM Jonathan Bienert Tyson Marchuk.
Contents Even and odd memory banks of 8086 Minimum mode operation

Contents Even and odd memory banks of 8086 Minimum mode operation
Fall 2006 1 EE 333 Lillevik 333f06-l20 University of Portland School of Engineering Computer Organization Lecture 20 Pipelining: “bucket brigade” MIPS.

Fall EE 333 Lillevik 333f06-l20 University of Portland School of Engineering Computer Organization Lecture 20 Pipelining: “bucket brigade” MIPS.
Pentium microprocessors CAS 133 – Basic Computer Skills/MS Office CIS 120 – Computer Concepts I Russ Erdman.

Pentium microprocessors CAS 133 – Basic Computer Skills/MS Office CIS 120 – Computer Concepts I Russ Erdman.
100 Performance ENGR 3410 – Computer Architecture Mark L. Chang Fall 2006.

100 Performance ENGR 3410 – Computer Architecture Mark L. Chang Fall 2006.
Microprocessors I Time: Sundays & Tuesdays 07:30 to 8:45 Place: EE 4 ( New building) Lecturer: Bijan Vosoughi Vahdat Room: VP office, NE of Uni Office.

Microprocessors I Time: Sundays & Tuesdays 07:30 to 8:45 Place: EE 4 ( New building) Lecturer: Bijan Vosoughi Vahdat Room: VP office, NE of Uni Office.
1 Microprocessor-based Systems Course 4 - Microprocessors.

1 Microprocessor-based Systems Course 4 - Microprocessors.
Intel Labs Labs Copyright © 2000 Intel Corporation. Fall 2000 Inside the Pentium ® 4 Processor Micro-architecture Next Generation IA-32 Micro-architecture.

Intel Labs Labs Copyright © 2000 Intel Corporation. Fall 2000 Inside the Pentium ® 4 Processor Micro-architecture Next Generation IA-32 Micro-architecture.
Embedded Systems Programming

Embedded Systems Programming
IA- 32 Architecture Richard Eckert Anthony Marino Matt Morrison Steve Sonntag.

IA- 32 Architecture Richard Eckert Anthony Marino Matt Morrison Steve Sonntag.
CSCE101 – 4.2, 4.3 October 17, 2006. Power Supply Surge Protector –protects from power spikes which ruin hardware. Voltage Regulator – protects from insufficient.

CSCE101 – 4.2, 4.3 October 17, Power Supply Surge Protector –protects from power spikes which ruin hardware. Voltage Regulator – protects from insufficient.
Advanced Micro Devices - Athlon Buddy Guest Mike Lewitt Bill McCorkle November 28, 2001.

Advanced Micro Devices - Athlon Buddy Guest Mike Lewitt Bill McCorkle November 28, 2001.
EECS 470 Superscalar Architectures and the Pentium 4 Lecture 12.

EECS 470 Superscalar Architectures and the Pentium 4 Lecture 12.
1 Pipelining for Multi- Core Architectures. 2 Multi-Core Technology 20042005 2007 Single Core Dual CoreMulti-Core + Cache + Cache Core 4 or more cores.

1 Pipelining for Multi- Core Architectures. 2 Multi-Core Technology Single Core Dual CoreMulti-Core + Cache + Cache Core 4 or more cores.
The Pentium 4 CPSC 321 Andreas Klappenecker. Today’s Menu Advanced Pipelining Brief overview of the Pentium 4.

The Pentium 4 CPSC 321 Andreas Klappenecker. Today’s Menu Advanced Pipelining Brief overview of the Pentium 4.
Copyright © 2006, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners Intel® Core™ Duo Processor.

Copyright © 2006, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners Intel® Core™ Duo Processor.
Intel Pentium 4 Processor Presented by Presented by Steve Kelley Steve Kelley Zhijian Lu Zhijian Lu.

Intel Pentium 4 Processor Presented by Presented by Steve Kelley Steve Kelley Zhijian Lu Zhijian Lu.
Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2.

Hiep Hong CS 147 Spring Intel Core 2 Duo. CPU Chronology 2.
Inside The CPU. Buses There are 3 Types of Buses There are 3 Types of Buses Address bus Address bus –between CPU and Main Memory –Carries address of where.

Inside The CPU. Buses There are 3 Types of Buses There are 3 Types of Buses Address bus Address bus –between CPU and Main Memory –Carries address of where.

Similar presentations

Ads by Google