Presentation is loading. Please wait.

Presentation is loading. Please wait.

Daniel Červenkov, Peter Kodyš, Ján Scheirich, IPNP, Charls University in Prague 12 th – 15 th June 2013 Ringberg Castle

Published byJesse Barrett Modified over 8 years ago

Similar presentations

Presentation on theme: "Daniel Červenkov, Peter Kodyš, Ján Scheirich, IPNP, Charls University in Prague 12 th – 15 th June 2013 Ringberg Castle"— Presentation transcript:

1 www.company.com Daniel Červenkov, Peter Kodyš, Ján Scheirich, IPNP, Charls University in Prague 12 th – 15 th June 2013 Ringberg Castle j.scheirich@gmail.com Upgrade of the Mini-matrix Test System

2 www.company.com Mini-matrix Test System DEPFET prototypes Pulse laser source 660/1060 nm Positioning platform –Automated measurements Thermal stabilization Computer controlled power supplies Radioactive sources for calibration Block Diagram of the Test System Photo of the Test System - 1 -j.scheirich@gmail.com

3 www.company.com Front-end and Steering Electronics Steering Pulse Generator Front-end Amplifier Amplifier Board Motherboard - 2 -j.scheirich@gmail.com

4 www.company.com System Upgrade Previous system had only 8 drain channels –PXD6 4-fold layout -> 2 columns Upgrade for 16 drain channels –PXD6 4-fold layout -> 4 columns –ADC card with 16 channels would be costly Multiplexing 2:1 Reusing old system Only new motherboard and amplifier cards were designed The DEPFET matrix has to have 16 drain channels bonded –New matrix had been prepared (MPI) - 3 -j.scheirich@gmail.com Motherboard V3 Motherboard V2

5 www.company.com Test System Upgrade 16 amplifier card –2 cards are time multiplexed in one output Backward compatible with previous system version –Trig3 is used for multiplexer Internal gate is the memory unit Compression of two channels in one using different time-slots Photo of the New Electronics Time Multiplex in Channel Compression - 4 -j.scheirich@gmail.com

6 www.company.com- 5 -j.scheirich@gmail.com Drain Currents

7 www.company.com First Results Test of functionality of the system IR laser Operational voltages and laser weren’t optimized –Very bad homogeneity - 6 -j.scheirich@gmail.com

8 www.company.com Conclusions and Outlook Upgrade of the system was done –DEPFET active area was doubled –A lot of system components were re-used –Software was modified Further voltage optimization is necessary, but system functionality was proven System in the MPI is being upgraded as well - 7 -j.scheirich@gmail.com

Download ppt "Daniel Červenkov, Peter Kodyš, Ján Scheirich, IPNP, Charls University in Prague 12 th – 15 th June 2013 Ringberg Castle"

Similar presentations

Peter Kodyš, March 21, 2006, DEPFET workshop, Prague, Status in Prague1 Charles University Prague Pavel Bažant, Zdeňka Broklová, Jan Brož, Zdeněk Doležal,

Peter Kodyš, March 21, 2006, DEPFET workshop, Prague, Status in Prague1 Charles University Prague Pavel Bažant, Zdeňka Broklová, Jan Brož, Zdeněk Doležal,
FREQUENCY SHIFT KEYING

FREQUENCY SHIFT KEYING
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,

Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.

Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
TileCal Electronics A Status Report J. Pilcher 17-Sept-1998.

TileCal Electronics A Status Report J. Pilcher 17-Sept-1998.
IRS Chip Testing Report 09/09/2010 Chih-Ching Chen and Chiu-Chuan Ming-Yuan.

IRS Chip Testing Report 09/09/2010 Chih-Ching Chen and Chiu-Chuan Ming-Yuan.
MICE Electronics & DAQ P J Smith University of Sheffield.

MICE Electronics & DAQ P J Smith University of Sheffield.
Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.

Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.

Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
CCD and CCD readout : Engineering diagnostics during development, commissioning and operation Pierre Antilogus C. Juramy, H.Lebbolo, S. Russo, V.Tocut.

CCD and CCD readout : Engineering diagnostics during development, commissioning and operation Pierre Antilogus C. Juramy, H.Lebbolo, S. Russo, V.Tocut.
Wir schaffen Wissen – heute für morgen 24 August 2015PSI,24 August 2015PSI, Paul Scherrer Institut Status WP 8.2 RF Low Level Electronic Manuel Brönnimann.

Wir schaffen Wissen – heute für morgen 24 August 2015PSI,24 August 2015PSI, Paul Scherrer Institut Status WP 8.2 RF Low Level Electronic Manuel Brönnimann.
COMPUTER MAIN PARTS “HARDWARE AND SOFTWARE”. HARDWARE LITERALLY, HARDWARE WOULD MEAN HARD GOODS . THIS CONCEPT IS INTENDED TO MEAN ALL TANGIBLE.

COMPUTER MAIN PARTS “HARDWARE AND SOFTWARE”. HARDWARE LITERALLY, " HARDWARE " WOULD MEAN " HARD GOODS ". THIS CONCEPT IS INTENDED TO MEAN ALL TANGIBLE.
Free Space Optical Communications Senior Design Project Fall 2011 TEAM AWESOME.

Free Space Optical Communications Senior Design Project Fall 2011 TEAM AWESOME.
Performance of SPIROC chips in SKIROC mode

Performance of SPIROC chips in SKIROC mode
Proposal of new electronics integrated on the flanges for LAr TPC S. Cento, G. Meng CERN 16-17 June 2014.

Proposal of new electronics integrated on the flanges for LAr TPC S. Cento, G. Meng CERN June 2014.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.

Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
AUTOMATIC VOLTAGE REGULATOR(AVR)

AUTOMATIC VOLTAGE REGULATOR(AVR)
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
HCAL1 Status 2003 Oleg Gavrishchuk, JINR, Dubna 1. HCAL1 performance 2003 General design High Voltage system LED monitoring 2. Tests in muon halo beam.

HCAL1 Status 2003 Oleg Gavrishchuk, JINR, Dubna 1. HCAL1 performance 2003 General design High Voltage system LED monitoring 2. Tests in muon halo beam.
1 21.11.03 Anatoli Konoplyannikov Design and integration of HV, LED monitoring and calibration system for HCAL Overview of the subsystems design High voltage.

Anatoli Konoplyannikov Design and integration of HV, LED monitoring and calibration system for HCAL Overview of the subsystems design High voltage.

Similar presentations

Ads by Google