Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

Presentation on theme: "Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University."— Presentation transcript:

Instructors: Fu-Chiung Cheng ( 鄭福炯 ) cheng@cse.ttu.edu.tw http://www.cse.ttu.edu.tw/~cheng Associate Professor Computer Science & Engineering Tatung University Computer Aided Circuit Design

Information: Office: A5-608A Tel. No: 25925252 Ext 3284 Email: cheng@cse.ttu.edu.tw Http://www.cse.ttu.edu.tw/~cheng Class Lecture will be available on line Textbook: VHDL: Analysis and Modeling of Digital Systems Navabi. (McGRAW-HILL 1998) Reference book: VHDL for Logic Synthesis Andrew (Rushton. Wiley 1998)

Syllabus VHDL (VHSIC Hardware Description Language) A. Language Constructs B. VHDL programs Circuits C. Synopsis CAD tools. D. Xilinx CAD tools. Circuits Design: A. Combinational circuit design B. Sequential circuit design: Synchronous sequential circuit design. Asynchronous sequential circuit design.

Grading Homework Assignments: 40% (4 times). Midterm Exam: 25% Project: 35% A. Proposal. B. Design in VHDL C. Presentation D. Report.

Circuits: Review Circuit Combinational Circuit Sequential Circuit Synchronous Asynchronous

Combinational Circuits: Combinational circuits: The outputs of a system are independent of previous inputs. Examples: A. AND, OR, XOR, NOT, NAND … B. Multiplexer, Demultiplexer, Decoders, ROM,... C. Adder, Multipliers,... Methods to synthesize combinational circuits: A. Karnaugh maps B. Quine-McCluskey C. Boolean Algebra

Combinational Circuit: Name AND OR NOT NAND Symbol ABABAABABABAAB xxxxxxxx Function x=AB x=A+B x=A’ x=(AB)’

Combinational Circuits: 4 to 1 MUX Demux Decoder

Sequential Circuits Sequential circuits: The outputs of a system are dependent of previous inputs. Examples: A. Flip-Flops: SR F/F(latch), Trigger F/F(latch), JK clocked SR F/F, clocked JK F/F B. Counter, Shift Register, Methods to synthesize Sequential Circuits: A. Flow table( State machine)

SR Latch (Asynchronous) S R Q Q’

JK Latch(Asynchronous)

Clocked J-K F/F (Synchronous)

Asynchronous System Combinational Circuit... Latches...

Synchronous System Combinational Circuit... Clocked F/Fs... CK

Download ppt "Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University."

Similar presentations