Presentation is loading. Please wait.

Presentation is loading. Please wait.

Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad.

Published byKristina Ford Modified over 8 years ago

Similar presentations

Presentation on theme: "Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad."— Presentation transcript:

1 Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad Mallik, and C H de Groot School of Electronics and Computer Science University of Southampton, UK Funding: EPSRC, UK

2 Overview Motivation: operation of metal oxide tunnel transistor (MOTT)
Design of the VMISTT Fabrication of the tunnel barrier Characterization of the tunnel barrier Conclusions

3 Motivation Downscaling of MOSFET
Faster chips More transistors per unit area As feature sizes decrease, the MOSFET has problems: Short Channel Effects Fluctuation of threshold voltage due to random dopants in channel Gate tunneling high-k dielectrics source drain Gate oxide gate

4 Metal Oxide Tunnel Transistor (MOTT)
Operating Principle Fowler-Nordheim Tunneling through the oxide barrier. The tunnel barrier width is modulated by gate bias. source tunnel barrier drain e Drain Bias only (without gate) fB e Drain Bias & Positive Gate Bias Source Metal Oxide Drain Gate Gate Oxide Fujimaru et al. Appl. Phys. 85 (1999) 6912, Snow et al. Appl. Phys. Lett. 72 (1998) 3071.

5 MOTT: Advantages & Disadvantages
Scalability to nanoscale High speed No short channel effects no single crystal Si Disadvantages: uncoventional fabrication operation at 100K only no complimentary device Schottky Emission fB Poole Frenkel e e FN Tunneling Source Tunnel Barrier Drain

6 Vertical metal insulator semiconductor tunnel transistor VMISTT
Silicon drain complimentary device possible requires correct tunnel barrier height and metal workfunction Vertical structure: Tunnel barrier better controlled surrounding gate Drain Metal oxide Source gate gate oxide Source Metal oxide Drain

7 Tunnel Barrier Criterion for tunnel barrier: Fabrication process:
low barrier height for Fowler-Nordheim tunneling high barrier height to suppress Schottky leakage required: eV for both bands TiO2 has optical bandgap of 3eV with 1eV per band Fabrication process: Thermal oxidation of vacuum evaporated Ti. Device for characterization: Metal-insulator-Semiconductor (MIS) capacitors/diodes

8 Fabrication of the Tunnel Oxide
aluminium titanium dioxide 10nm Ti p-type Si Evaporation of 7nm or 10nm Ti on Si substrate Oxidation at 450oC, 500oC, and 550oC for 30min. Metallization

9 Cross-section of a Typical TiO2 Layer
~20 nm Si

10 Current Voltage Measurement
higher oxidation temperature for stoichiometry of TiO2 but also larger SiO2 interfacial layer symmetry of the positive and negative bias indicates small interfacial layer. estimated interfacial SiO2 layer(~1nm). alloy/anneal causes Al diffusion and larger leakage (not plotted)

11 Capacitance-Voltage Measurement

12 Capacitance-Voltage Measurement
no saturation in accumulation quantum effect: accumulation layer width decreasing capacitance with increasing oxidation higher dielectric constant thicker interfacial layer dielectric constant: k~30 similar to TiO2 grown by chemical vapor deposition Campbell et al. IEEE Trans. E D 44 (1997) 104.

13 Fowler-Nordheim Tunneling

14 Fowler Nordheim Tunneling
Dominant current transport mechanism for > 2 V Al/TiO2 and Si/TiO2 barrier height ~ 0.4eV for 10nm film. electron tunneling assumed,but to be confirmed by changing the workfunction of the metal Observed at RT, and confirmed at low temperature. Temperature dependence due to semiconductor carrier injection Ti[nm] T [oC] k φ[eV] 7 450 36 0.32 500 33 0.30 550 27 - 10 28 0.36 24 0.46 22 0.40

15 Hopping Conduction sole source of leakage at low temperature

16 Schottky-barrier Emission
room temperature leakage mechanism

17 Temperature Dependence of Current
Temperature dependence independent of mechanism Si carrier injection limited Boron incomplete ionization recombination time Atlas device simulations show large temperature dependence of Fowler-Nordheim tunneling

18 Conclusions Vertical Metal Insulator Tunnel Transistor (VMISTT)
complementary device with easy fabrication based on gate modulation of Fowler-Nordheim tunneling TiO2 layers grown by thermal oxidation of evaporated Ti The Al/TiO2 and Si/TiO2 tunnel barrier height ~ 0.4 eV. Schottky-barrier emission leakage at room temperature. hole and electron tunneling to be investigated by using n-type and p-type Si and Al and Pt metal Fabricate transistor!

Download ppt "Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad."

Similar presentations

MICROWAVE FET Microwave FET : operates in the microwave frequencies

MICROWAVE FET Microwave FET : operates in the microwave frequencies
by Alexander Glavtchev

by Alexander Glavtchev
6.1 Transistor Operation 6.2 The Junction FET

6.1 Transistor Operation 6.2 The Junction FET
UTA Noise and Reliability Laboratory 1 Noise Modeling at Quantum Level for Multi- Stack Gate Dielectric MOSFETs. Zeynep Çelik-Butler Industrial Liaisons:

UTA Noise and Reliability Laboratory 1 Noise Modeling at Quantum Level for Multi- Stack Gate Dielectric MOSFETs. Zeynep Çelik-Butler Industrial Liaisons:
Metal Oxide Semiconductor Field Effect Transistors

Metal Oxide Semiconductor Field Effect Transistors
Derek Wright Monday, March 7th, 2005

Derek Wright Monday, March 7th, 2005
Photodetector on Silicon

Photodetector on Silicon
Carbon nanotube field effect transistors (CNT-FETs) have displayed exceptional electrical properties superior to the traditional MOSFET. Most of these.

Carbon nanotube field effect transistors (CNT-FETs) have displayed exceptional electrical properties superior to the traditional MOSFET. Most of these.
High-K Dielectrics The Future of Silicon Transistors

High-K Dielectrics The Future of Silicon Transistors
1 Nanoelectronic Devices based on Silicon MOS structure Prof.C.K.Sarkar IEEE distinguish lecturer Dept of Electronics and Telecommunication Engineering.

1 Nanoelectronic Devices based on Silicon MOS structure Prof.C.K.Sarkar IEEE distinguish lecturer Dept of Electronics and Telecommunication Engineering.
SOGANG UNIVERSITY SOGANG UNIVERSITY. SEMICONDUCTOR DEVICE LAB. Introduction 2013.01.26 SD Lab. SOGANG Univ. Gil Yong Song.

SOGANG UNIVERSITY SOGANG UNIVERSITY. SEMICONDUCTOR DEVICE LAB. Introduction SD Lab. SOGANG Univ. Gil Yong Song.
One-dimensional hole gas in germanium silicon nanowire hetero-structures Linyou Cao Department of Materials Science and Engineering Drexel University 12/09/2005.

One-dimensional hole gas in germanium silicon nanowire hetero-structures Linyou Cao Department of Materials Science and Engineering Drexel University 12/09/2005.
MOSFETs Monday 19 th September. MOSFETs Monday 19 th September In this presentation we will look at the following: State the main differences between.

MOSFETs Monday 19 th September. MOSFETs Monday 19 th September In this presentation we will look at the following: State the main differences between.
Deviations from simple theory and metal-semiconductor junctions

Deviations from simple theory and metal-semiconductor junctions
MatE/EE 1671 EE/MatE 167 Diode Review. MatE/EE 1672 Topics to be covered Energy Band Diagrams V built-in Ideal diode equation –Ideality Factor –RS Breakdown.

MatE/EE 1671 EE/MatE 167 Diode Review. MatE/EE 1672 Topics to be covered Energy Band Diagrams V built-in Ideal diode equation –Ideality Factor –RS Breakdown.
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.

Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
MOS Capacitors ECE 2204. Some Classes of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor ▫ MOSFET, which will be the type that.

MOS Capacitors ECE Some Classes of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor ▫ MOSFET, which will be the type that.
EE 466: VLSI Design Lecture 03.

EE 466: VLSI Design Lecture 03.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.

Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.

MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.

Similar presentations

Ads by Google