Presentation is loading. Please wait.

Presentation is loading. Please wait.

Source: Lundstrom/Fossom/Yang/Neudeck, Purdue EE612 lecture notes.

Similar presentations


Presentation on theme: "Source: Lundstrom/Fossom/Yang/Neudeck, Purdue EE612 lecture notes."— Presentation transcript:

1 Source: Lundstrom/Fossom/Yang/Neudeck, Purdue EE612 lecture notes

2

3

4 depletion region thick body Source: Lundstrom/Fossom/Yang/Neudeck, Purdue EE612 lecture notes

5 depletion region Thin body Source: Lundstrom/Fossom/Yang/Neudeck, Purdue EE612 lecture notes

6 Partially Depleted vs. Fully-Depleted Recall that depletion region empty of free carriers forms in the BULK beneath the gate Partially-depleted SOI –The body is thicker than the depletion region, so bulk voltage can vary depending on the amount of charge present –This varying charge changes Vt because of the body effect Fully-depleted SOI –Body is thin, depletion region spans bulk –Body charge is fixed, body voltage does not change –Harder to make because of thin body

7 Another View Source: Weste/Harris

8 Source: Lundstrom/Fossom/Yang/Neudeck, Purdue EE612 lecture notes

9

10 CMOS Latchup Source: Weste/Harris Transient currents flowing in substrate during startup can cause VSUB to rise, turning on Vsub. This will turn on Vwell, which turns on Vsub harder in a positive feedback loop, causing large current to flow between Vdd/GND (destructive current!). Keep Rwell, Rsub low, also place numerous well taps to collect stray charge.

11 Source: Lundstrom/Fossom/Yang/Neudeck, Purdue EE612 lecture notes

12

13 Alpha Particles Sources –Cosmic Rays (aircraft electronics vulnerable) –Decaying uranium and thorium impurities in integrated circuit interconnect Generates electron-hole pairs in substrate –Excess carriers collected by diffusion terminals of transistors –Can cause upset of state nodes – floating nodes, DRAM cells most vulnerable

14 Source: Lundstrom/Fossom/Yang/Neudeck, Purdue EE612 lecture notes Not as much substrate to generate charge in!

15 Source: Lundstrom/Fossom/Yang/Neudeck, Purdue EE612 lecture notes

16

17 Devil’s advocate.... Took a long time..first main commercial success was IBM PowerPC in 1998. The biggest advantage.This is a problem!

18 Another subtle advantage: Lower Vt In bulk-CMOS, Vt varies with channel length –variations in polysilicon etching shows up as variations in threshold voltages –Vt must be high enough in the worst case (lowest Vt) to limit subthreshold leakage, so nominal threshold must b higher SOI has lower Vt variations than bulk-CMOS –So nominal Vt can be lower, resulting in faster circuits, esp. for lower VDD

19 Source: Lundstrom/Fossom/Yang/Neudeck, Purdue EE612 lecture notes

20 Body is floating.

21 Source: Lundstrom/Fossom/Yang/Neudeck, Purdue EE612 lecture notes

22

23 Charge Entering/Exiting the Body Entering –Leakage currents from reversed biased drain-to-body diode (also possibly source-to-drain) –High-energy carriers cause impact ionization, creating electron- hold pairs. Some electrons injected into gate oxide, causing holes to accumulate in body. Modeled as current source Iii. Exiting –As body voltage increases, diode source-to-body becomes forward biased, allowing charge to exit. –A rising gate or drain capacitively couples body upward as well. Can strong forward bias source-to-body diode and cause charge to rapidly leave the body. Source: Weste/Harris

24 Source: Lundstrom/Fossom/Yang/Neudeck, Purdue EE612 lecture notes

25

26

27

28

29

30

31

32 SOI Disadvantages Floating body causes the History Effect –Body voltage depends on if device has been idle or switching –This changes Vt, which changes the delay of the circuit –Circuit delay changes with its “history” of switching activity! –Matches matching transistors for analog designs difficult because even if transistors are next to each other, can have different characteristics because of changing VT Self-heating –The oxide is good thermal insulator as well as electrical insulator –Heat accumulates in switching transistors rather than spreading throughout the substrate, slow them down. –A problem for large transistors that switch fast, i.e, clock buffer transistors.

33 SOI Applications The immunity to latch-up, resistance to alpha- particle strikes makes SOI attractive for space- based ICs, military applications seeking radiation hardness –Honeywell is a leader in CMOS SOI for military, space applications Smaller diffusion capacitance makes it attractive for low-power design (lowers dynamic power dissipation)


Download ppt "Source: Lundstrom/Fossom/Yang/Neudeck, Purdue EE612 lecture notes."

Similar presentations


Ads by Google