1. Figure DESN1 Impact of Design Technology on SOC Consumer Portable Implementation Cost Software Virtual Prototype Intelligent Testbench Reusable Platform Block Silicon Virtual Prototype AMP Parallel Processing Many Core Devel. Tools Concurrent Memory System Design Automation Executable Specification

2. Figure DESN2 The V-Cycle for Design System Architecture

3. Figure DESN3 Hardware and Software Design Gaps versus Time

4. Figure DESN5 Evolving Role of Design Phases in Overall System Power Minimization

5. Figure DESN8 Variability-Induced Failure Rates for Three Canonical Circuit Types

6. Figure DESN9 Power Supply-Dependent Failure Rates for Three Canonical Circuit Types

7. Figure DESN11 Moore and Non-Moore Design Technology Improvements

8. Figure DESN12 Possible Variability Abstraction Levels Physical Device Gate Chip Bit Cell Circuit Array

9. Figure DESN13 Simplified Electronic Product Development Cost Model

10. Figure DESN14 Impact of Low-Power Design Technology on SOC Consumer Portable Power Consumption