Presentation is loading. Please wait.

Presentation is loading. Please wait.

Nadpis 1 Nadpis 2 Nadpis 3 Jméno Příjmení Vysoké učení technické v Brně, Fakulta informačních technologií v Brně Božetěchova 2, 612 66 Brno

Published byClinton Porter Modified over 8 years ago

Similar presentations

Presentation on theme: "Nadpis 1 Nadpis 2 Nadpis 3 Jméno Příjmení Vysoké učení technické v Brně, Fakulta informačních technologií v Brně Božetěchova 2, 612 66 Brno"— Presentation transcript:

1 Nadpis 1 Nadpis 2 Nadpis 3 Jméno Příjmení Vysoké učení technické v Brně, Fakulta informačních technologií v Brně Božetěchova 2, 612 66 Brno jmeno@fit.vutbr.cz 99.99.2008 Hardware Acceleration of Fault-tolerant System Verification Marcela Šimková isimkova@fit.vutbr.cz Faculty of Information Technology Brno University of Technology Czech Republic June 4, 2013

2 Motivation Evaluation platform for testing fault-tolerance methodologies in electro-mechanical (EM) applications. Examples: aerospace, space, automotive, safety-critical, … 2 Marcela Šimková

3 Goals of the Research 3 Fault-tolerance methodologies are targeted to electronic components. → Is the mechanical part also affected? How? Fault-tolerance methodologies are often demonstrated on simple electronic circuits. → What about real-size systems? Marcela Šimková

4 Current State We have: FPGA-based designs (mechanical part), simulation environment (stimuli, reactions of electronic part), fault-injector. We need: A complex set of input stimuli (test vectors) for detection of injected faults and checking the design behaviour. 4 robot controller simulationFPGA fault injection input stimuli robot controller fault injection FPGA Marcela Šimková

5 Outline of the Presentation 5 1.Evaluation platform. Experimental EM design. Issue of the complexity. Simulation of the mechanical part. Fault injection. Different fault-tolerance methodologies. 2.Strategies for the generation of input stimuli. ATPG. Functional verification. Experiments. HAVEN. Marcela Šimková

6 Zápatí pro všechny stránky (ne první a poslední) 6 Evaluation Platform

7 Experimental EM Design Evaluation Platform Marcela Šimková 7 The robot device (mechanical part) and its robot controller (electronic part). Mission : Path search through a maze.

8 Issue of the Complexity Evaluation Platform Marcela Šimková 8 The robot controller is designed as a complex system with specific components. Testing and validating individual or co-operating fault- tolerance methodologies.

9 Simulation of the Mechanical Part Evaluation Platform Marcela Šimková 9 Simulation environment Player/Stage. Video: http://www.fit.vutbr.cz/~isimkova/robot/final.wmvhttp://www.fit.vutbr.cz/~isimkova/robot/final.wmv The visual feedback about the movements of the robot after the fault injection.

10 Fault Injection Evaluation Platform Marcela Šimková 10 The weak point of FPGAs is their configuration memory. Configuration bits (bitstream) determine the functionality of the FPGA chip (in our case the robot controller). Small change of the bitstream (inversion of the stored value) can lead to different functionality (Single Event Upset, SEU). Fault injection = a deliberate change of single or multiple bits in the bitstream. The main goal: classification of faults.

11 Different Fault-tolerance Methodologies Evaluation Platform Marcela Šimková 11 Incremental hardening of designs against faults. Methodologies: TMR, duplex, coding, bit scrubbing, partial dynamic reconfiguration,...

12 Zápatí pro všechny stránky (ne první a poslední) 12 Strategies for the Generation of Input Stimuli

13 Strategies Input Stimuli Generation Marcela Šimková 13 Common approaches: ATPG (Automatic Test Pattern Generation) - gate-level - different fault models - scan architectures Functional tests - check functional aspects of the design New strategy? Functional verification - pre-silicon simulation-based verification approach - register-transfer level - check functional and partially structural aspects of the design

14 Functional Verification Input Stimuli Generation Marcela Šimková 14 Simulation-based approach that checks whether a model of the system (DUT, Design Under Test) respects the specification. +Additional verification techniques: constrained-random stimulus generation, coverage-driven verification, assertion-based verification, self-checking mechanisms. +Implementation mainly in SystemVerilog. +Verification methodologies (OVM, UVM).

15 Coverage 15 ATPG - f ault coverage Functional verification functional code assertions statement FSM coverage metrics specification DUT (hdl) Input Stimuli Generation Marcela Šimková

16 Pros and Cons of Using Functional Verification 16 Cons: knowledge of verification basics, implementation of the verification environment (2 weeks or more). Pros: reuse of verification vectors (if functional verification is a part of the pre-silicon phase of the design cycle), fast generation of vectors (in seconds). Input Stimuli Generation Marcela Šimková

17 Experimental design 17 Median Workshop Marcela Šimková

18 1. Experiment 18 Median Workshop Marcela Šimková

19 2. Experiment 19 Median Workshop Marcela Šimková

20 3. Experiment 20 Median Workshop Marcela Šimková

21 4. Experiment 21 Combination of vectors from functional verification and ATPG. Achieved fault coverage: 96.20% Median Workshop Marcela Šimková

22 Evaluation of Results 22 Median Workshop Marcela Šimková As for ALU, vectors originated in functional verification were effective enough for detection of stuck-at faults. Combination with ATPG vectors even more effective. Future ideas: Bigger designs ( the robot controller )? Randomness of vectors? An optimized set of vectors from functional verification?

23 Future work Direct interconnection of the evaluation platform with the functional verification environment. → Verification of fault-tolerant designs ! How? Input Stimuli Generation Marcela Šimková 23

24 HAVEN Framework for hardware acceleration of functional verification on FPGA (for arbitrary synchronous units). Allows acceleration by moving some (or all) components from software to hardware verification environment. Runs at the frequency limited only by the FPGA (~ 100 MHz). High level of abstraction, easy to adapt/extend. For an FPGA system, verifies directly the system, not only a model. Freely available and open source. 24 Dagstuhl Seminar: Verifying Reliability Marcela Šimková

25 Zápatí pro všechny stránky (ne první a poslední) 25 Questions?

Download ppt "Nadpis 1 Nadpis 2 Nadpis 3 Jméno Příjmení Vysoké učení technické v Brně, Fakulta informačních technologií v Brně Božetěchova 2, 612 66 Brno"

Similar presentations

Survey of Detection, Diagnosis, and Fault Tolerance Methods in FPGAs

Survey of Detection, Diagnosis, and Fault Tolerance Methods in FPGAs
Digital Integrated Circuits© Prentice Hall 1995 Design Methodologies Design for Test.

Digital Integrated Circuits© Prentice Hall 1995 Design Methodologies Design for Test.
Baloch 1MAPLD 2005/1024-L Design of a ‘Single Event Effect’ Mitigation Technique for Reconfigurable Architectures SAJID BALOCH Prof. Dr. T. Arslan 1,2.

Baloch 1MAPLD 2005/1024-L Design of a ‘Single Event Effect’ Mitigation Technique for Reconfigurable Architectures SAJID BALOCH Prof. Dr. T. Arslan 1,2.
Using emulation for RTL performance verification

Using emulation for RTL performance verification
10/14/2005Caltech1 Reliable State Machines Dr. Gary R Burke California Institute of Technology Jet Propulsion Laboratory.

10/14/2005Caltech1 Reliable State Machines Dr. Gary R Burke California Institute of Technology Jet Propulsion Laboratory.
Scrubbing Approaches for Kintex-7 FPGAs

Scrubbing Approaches for Kintex-7 FPGAs
1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.

1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
ICAP CONTROLLER FOR HIGH-RELIABLE INTERNAL SCRUBBING Quinn Martin Steven Fingulin.

ICAP CONTROLLER FOR HIGH-RELIABLE INTERNAL SCRUBBING Quinn Martin Steven Fingulin.
FAULT TOLERANCE IN FPGA BASED SPACE-BORNE COMPUTING SYSTEMS Niharika Chatla Vibhav Kundalia 9043-1959 3156-1935.

FAULT TOLERANCE IN FPGA BASED SPACE-BORNE COMPUTING SYSTEMS Niharika Chatla Vibhav Kundalia
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &

Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
Fault Detection in a HW/SW CoDesign Environment Prepared by A. Gaye Soykök.

Fault Detection in a HW/SW CoDesign Environment Prepared by A. Gaye Soykök.
On the Selection of Efficient Arithmetic Additive Test Pattern Generators S. Manich, L. García, L. Balado, E. Lupon, J. Rius, R. Rodriguez, J. Figueras.

On the Selection of Efficient Arithmetic Additive Test Pattern Generators S. Manich, L. García, L. Balado, E. Lupon, J. Rius, R. Rodriguez, J. Figueras.
1 Presented by Yifat Kapach jtag course 2006. 2 What is SCITT? Static Component Interconnection Test Technology Standard IEEE P1581.

1 Presented by Yifat Kapach jtag course What is SCITT? Static Component Interconnection Test Technology Standard IEEE P1581.
Dec. 19, 2005ATS05: Agrawal and Doshi1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,

Dec. 19, 2005ATS05: Agrawal and Doshi1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849, USA Vishwani D. Agrawal Alok S. Doshi.

Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849, USA Vishwani D. Agrawal Alok S. Doshi.
ECE 667 - Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.

ECE Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.
Build-In Self-Test of FPGA Interconnect Delay Faults Laboratory for Reliable Computing (LaRC) Electrical Engineering Department National Tsing Hua University.

Build-In Self-Test of FPGA Interconnect Delay Faults Laboratory for Reliable Computing (LaRC) Electrical Engineering Department National Tsing Hua University.
Logic Design Outline –Logic Design –Schematic Capture –Logic Simulation –Logic Synthesis –Technology Mapping –Logic Verification Goal –Understand logic.

Logic Design Outline –Logic Design –Schematic Capture –Logic Simulation –Logic Synthesis –Technology Mapping –Logic Verification Goal –Understand logic.
1 Advanced Digital Design Asynchronous Design: Research Concept by A. Steininger and M. Delvai Vienna University of Technology.

1 Advanced Digital Design Asynchronous Design: Research Concept by A. Steininger and M. Delvai Vienna University of Technology.
Functional Coverage Driven Test Generation for Validation of Pipelined Processors P. Mishra and N. Dutt Proceedings of the Design, Automation and Test.

Functional Coverage Driven Test Generation for Validation of Pipelined Processors P. Mishra and N. Dutt Proceedings of the Design, Automation and Test.

Similar presentations

Ads by Google