Presentation is loading. Please wait.

Presentation is loading. Please wait.

12005 MAPLDBOF-H-2 BOF-H-2 Programming Tools for General Purpose High Performance Reconfigurable Computers BOF hosted by Douglas Fouts & Alan Hunsberger.

Published byCaren Parks Modified over 8 years ago

Similar presentations

Presentation on theme: "12005 MAPLDBOF-H-2 BOF-H-2 Programming Tools for General Purpose High Performance Reconfigurable Computers BOF hosted by Douglas Fouts & Alan Hunsberger."— Presentation transcript:

1 12005 MAPLDBOF-H-2 BOF-H-2 Programming Tools for General Purpose High Performance Reconfigurable Computers BOF hosted by Douglas Fouts & Alan Hunsberger 2005 MAPLD International Conference Washington, D.C. September 8, 2005

2 22005 MAPLDBOF-H-2 Schedule 4:30 to 4:45 – Vendor Announcements 4:45 to 5:30 – User Experiences with RC Programming Tools 5:30 to 6:00 – Panel on Software-level Programming Approaches

3 32005 MAPLDBOF-H-2 Vendor Announcements Celoxica Mentor Graphics Nallatech Cray Silicon Graphics SRC Computers Star Bridge Systems

4 42005 MAPLDBOF-H-2 User Experiences with Programming Tools Viva, Star Bridge Systems Univ. of Alabama [169] Utah State Univ. [161, 163] DK, Celoxica Academy of Sciences of the Czech Republic [149] Heriot-Watt Univ. [116] Queen’s Univ. [199,200] Impulse C, Impulse Air Force Research Lab [1026] Draper Labs [137] RASC, Silicon Graphics Exegy [190] Carte, SRC Computers George Mason Univ. [1006, 1016, 1017] George Washington Univ. [1008] Univ. of South Carolina [243, 253]

5 52005 MAPLDBOF-H-2 User Experiences with Programming Tools Carte, SRC Computers George Mason Univ. [1006, 1016, 1017] George Washington Univ. [1008] Univ. of South Carolina [243, 253] DK, Celoxica Academy of Sciences of the Czech Republic [149] Heriot-Watt Univ. [116] Queen’s Univ. [199,200] Univ. of Surrey [185] Impulse C, Impulse Air Force Research Lab [1026] Draper Labs [137] RASC, Silicon Graphics Exegy [190] Viva, Star Bridge Systems Univ. of Alabama [169] Utah State Univ. [161, 163]

6 62005 MAPLDBOF-H-2 Panel on Software-level Programming Approaches Duncan Buell, University of South Carolina Tarek El-Ghazawi, George Washington University Kevin Morris, FPGA Journal Melissa Smith, Oak Ridge National Laboratory Olaf Storaasli, Oak Ridge National Laboratory

7 72005 MAPLDBOF-H-2 Panel Question Can we develop a software-level programming approach (e.g., a C language compiler) for FPGAs that spans the needs of the high performance reconfigurable computing community with a multitude of FPGA-based HPC systems and also the needs of the electronic design automation community with a multitude of FPGA board designs?

Download ppt "12005 MAPLDBOF-H-2 BOF-H-2 Programming Tools for General Purpose High Performance Reconfigurable Computers BOF hosted by Douglas Fouts & Alan Hunsberger."

Similar presentations

Presented by Field-Programmable Gate Array Research Speeds HPC up to 100X Olaf O. Storaasli Future Technologies Group Computer Science and Mathematics.

Presented by Field-Programmable Gate Array Research Speeds HPC up to 100X Olaf O. Storaasli Future Technologies Group Computer Science and Mathematics.
ADTI FPGA Mission Assurance Center (FMAC) Kwok Kee (K.K.) Ma

ADTI FPGA Mission Assurance Center (FMAC) Kwok Kee (K.K.) Ma
George W. Bush Presidential Library Electronic Records Alan Lowe April 24, 2012.

George W. Bush Presidential Library Electronic Records Alan Lowe April 24, 2012.
Implementation methodology for Emerging Reconfigurable Systems With minimum optimization an appreciable speedup of 3x is achievable for this program with.

Implementation methodology for Emerging Reconfigurable Systems With minimum optimization an appreciable speedup of 3x is achievable for this program with.
Disassembly of the Apollo Guidance Computer Eldon C. Hall MIT/Instrumentation Lab 2004 MAPLD International Conference September 8-10, 2004 Washington,

Disassembly of the Apollo Guidance Computer Eldon C. Hall MIT/Instrumentation Lab 2004 MAPLD International Conference September 8-10, 2004 Washington,
Reconfigurable Application Specific Computers RASCs Advanced Architectures with Multiple Processors and Field Programmable Gate Arrays FPGAs Computational.

Reconfigurable Application Specific Computers RASCs Advanced Architectures with Multiple Processors and Field Programmable Gate Arrays FPGAs Computational.
Hypercomputing With the CORDIC Algorithm

Hypercomputing With the CORDIC Algorithm
V The DARPA Dynamic Programming Benchmark on a Reconfigurable Computer Justification High performance computing benchmarking Compare and improve the performance.

V The DARPA Dynamic Programming Benchmark on a Reconfigurable Computer Justification High performance computing benchmarking Compare and improve the performance.
Porting EDIF to Viva Sreesa Akella, Heather Wake, Duncan Buell, James P. Davis Department of Computer Science and Engineering, University of South Carolina.

Porting EDIF to Viva Sreesa Akella, Heather Wake, Duncan Buell, James P. Davis Department of Computer Science and Engineering, University of South Carolina.
Reconfigurable Computing in the Undergraduate Curriculum Jason D. Bakos Dept. of Computer Science and Engineering University of South Carolina.

Reconfigurable Computing in the Undergraduate Curriculum Jason D. Bakos Dept. of Computer Science and Engineering University of South Carolina.
FPGA-based System Design Course Introduction Marco D. Santambrogio

FPGA-based System Design Course Introduction Marco D. Santambrogio
Experimental Performance Evaluation For Reconfigurable Computer Systems: The GRAM Benchmarks Chitalwala. E., El-Ghazawi. T., Gaj. K., The George Washington.

Experimental Performance Evaluation For Reconfigurable Computer Systems: The GRAM Benchmarks Chitalwala. E., El-Ghazawi. T., Gaj. K., The George Washington.
Electrical and Computer Engineering UAH ASEE Annual Conference Session 1526 An Integrated Facility for Rapid Prototyping Rhonda Kay Gaede, B. Earl Wells.

Electrical and Computer Engineering UAH ASEE Annual Conference Session 1526 An Integrated Facility for Rapid Prototyping Rhonda Kay Gaede, B. Earl Wells.
Performance and Overhead in a Hybrid Reconfigurable Computer O. D. Fidanci 1, D. Poznanovic 2, K. Gaj 3, T. El-Ghazawi 1, N. Alexandridis 1 1 George Washington.

Performance and Overhead in a Hybrid Reconfigurable Computer O. D. Fidanci 1, D. Poznanovic 2, K. Gaj 3, T. El-Ghazawi 1, N. Alexandridis 1 1 George Washington.
OCCBIO 2007 Tutorial on FPGA-Acceleration Processors.

OCCBIO 2007 Tutorial on FPGA-Acceleration Processors.
Accelerating Progress in Bioinformatics: Education, Technology, Infrastructure, and Application OCCBIO 2007 Panel Discussion.

Accelerating Progress in Bioinformatics: Education, Technology, Infrastructure, and Application OCCBIO 2007 Panel Discussion.
1 - ECpE 583 (Reconfigurable Computing): Placing Applications onto FPGAs, Part II Iowa State University (Ames) ECpE 583 Reconfigurable Computing Lecture.

1 - ECpE 583 (Reconfigurable Computing): Placing Applications onto FPGAs, Part II Iowa State University (Ames) ECpE 583 Reconfigurable Computing Lecture.
Engineering Applications on

Engineering Applications on
Silicon Graphics, Inc. Re-Configurable Application Specific Computing (RASC/FPGA) David Alexander Director of Engineering.

Silicon Graphics, Inc. Re-Configurable Application Specific Computing (RASC/FPGA) David Alexander Director of Engineering.
COMPUTER SCIENCE &ENGINEERING Compiled code acceleration on FPGAs W. Najjar, B.Buyukkurt, Z.Guo, J. Villareal, J. Cortes, A. Mitra Computer Science & Engineering.

COMPUTER SCIENCE &ENGINEERING Compiled code acceleration on FPGAs W. Najjar, B.Buyukkurt, Z.Guo, J. Villareal, J. Cortes, A. Mitra Computer Science & Engineering.

Similar presentations

Ads by Google