Presentation is loading. Please wait.

Presentation is loading. Please wait.

Project Title Name : University: Guide :. Introduction Project – what is new / what are you analyzing from this work – Example: Solar cell – increase.

Published byCathleen Dennis Modified over 8 years ago

Similar presentations

Presentation on theme: "Project Title Name : University: Guide :. Introduction Project – what is new / what are you analyzing from this work – Example: Solar cell – increase."— Presentation transcript:

1 Project Title Name : University: Guide :

2 Introduction Project – what is new / what are you analyzing from this work – Example: Solar cell – increase the efficiency – Example: Photo detectors – reduce cost and size

3 Final Device structure Silicon ( p-type ) SiO 2 Al N+ Layer details, dimensions is a must

4 Process Flow Silicon SiO 2 Eg: oxide deposition – thickness? Deposition method? Silicon SiO 2 Pho tore sist Eg: oxide etch – method? Lithography – pattern transfer, dimensions? Silicon SiO 2 Eg: Metallization – metal? method? Thickness? Try to do literature survey to understand the fabrication steps. Give clear representation to achieve your device structure.

5 Facilities available in parent institute Facilities needed from CeNSE, IISc –

6 Conclusion Incase any other images /results / papers you would like to mention ( only one slide )

Download ppt "Project Title Name : University: Guide :. Introduction Project – what is new / what are you analyzing from this work – Example: Solar cell – increase."

Similar presentations

CMOS Fabrication EMT 251.

CMOS Fabrication EMT 251.
ECE 6466 “IC Engineering” Dr. Wanda Wosik

ECE 6466 “IC Engineering” Dr. Wanda Wosik
Simplified Example of a LOCOS Fabrication Process

Simplified Example of a LOCOS Fabrication Process
Structural Properties of Electron Beam Deposited CIGS Thin Films Author 1, Author 2, Author 3, Author 4 a Department of Electronics, Erode Arts College,

Structural Properties of Electron Beam Deposited CIGS Thin Films Author 1, Author 2, Author 3, Author 4 a Department of Electronics, Erode Arts College,
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.

INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: 10-20 Ω-cm Thickness: 505-545 µm.

Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
Title of Presentation Author 1, Author 2, Author 3, Author 4 Abstract Introduction This is my abstract. This is my abstract. This is my abstract. This.

Title of Presentation Author 1, Author 2, Author 3, Author 4 Abstract Introduction This is my abstract. This is my abstract. This is my abstract. This.
As part of the final PP presentation the following slides need to be included.

As part of the final PP presentation the following slides need to be included.
Microelectronics & Device Fabrication. Vacuum Tube Devices Thermionic valve Two (di) Electrodes (ode)

Microelectronics & Device Fabrication. Vacuum Tube Devices Thermionic valve Two (di) Electrodes (ode)
Device Fabrication Example

Device Fabrication Example
ECE685 Nanoelectronics – Semiconductor Devices Lecture given by Qiliang Li.

ECE685 Nanoelectronics – Semiconductor Devices Lecture given by Qiliang Li.
MEMS Fabrication and Applications Brought to you by: Jack Link & Aaron Schiller Date delivered on: Friday the third of May, 2013 ABSTRACT: Taking a brief.

MEMS Fabrication and Applications Brought to you by: Jack Link & Aaron Schiller Date delivered on: Friday the third of May, 2013 ABSTRACT: Taking a brief.
CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.

CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.

Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
Expository Writing Prompt

Expository Writing Prompt
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.

INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
Fabrication of Active Matrix (STEM) Detectors

Fabrication of Active Matrix (STEM) Detectors
CNT Based Solar Cells MAE C187L Joyce Chen Kari Harrison Kyle Martinez.

CNT Based Solar Cells MAE C187L Joyce Chen Kari Harrison Kyle Martinez.
Waveguide High-Speed Circuits and Systems Laboratory B.M.Yu High-Speed Circuits and Systems Laboratory 1.

Waveguide High-Speed Circuits and Systems Laboratory B.M.Yu High-Speed Circuits and Systems Laboratory 1.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,

1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,

Similar presentations

Ads by Google