Presentation is loading. Please wait.

Presentation is loading. Please wait.

NLint 操作教學 http://socdsp.ee.nchu.edu.tw.

Published by Modified over 8 years ago

Similar presentations

Presentation on theme: "NLint 操作教學 http://socdsp.ee.nchu.edu.tw."— Presentation transcript:

1 nLint 操作教學

2 Step1:#source /usr/cad/spring_soft/CIC/debussy.cshrc
在終端機下 Step1:#source /usr/cad/spring_soft/CIC/debussy.cshrc Step2:#nLint -gui

3 Select rule(1)

4 Select rule(2) 選擇所需rules

5 nLint rule(1) Simulation Combinational Loop Infinite Loop
Signal in Sensitivity List Changed in the Block Loss of Significant Bit Synthesis Logic Expression Used in Sensitivity Delay in Non-blocking Assignment Blocking/Non-blocking Assignment in Edge-triggered Block Inferred Latch ERC Floating Net Partial Input Floating Output Floating Input Floating DFT Gated Clock Buffered Clock Reset Driven by Combinational Logic

6 nLint rule(2) Design Style Two-process Style Not Used for FSM
Clock Driven by Sequential Logic Clock Signal Used on Both Edges No Set or Reset Signal No Glue Logic Allowed in Top Module Language Construct Bit Width Mismatch in Assignment Multi-bit Expression when One Bit Expression is Expected Bit Range Specified for Parameter Bit Width Mismatch Between Module Port and Instance Port HDL Translation Verilog/VHDL Reserved Words Include Compiler Directive Used Naming Convention Port Name Too Long Clock Name Prefix or Suffix Active Low Signal Name Prefix or Suffix Port Name Does Not Follow the Connected Signal

7 nLint rule(3) reference Coding Style Line Too Long
TAB Used in Indentation More than One Statement per Line Unconventional Port Declaration Order VITAL Compliant For VHDL only Clock Generated Reset Generated Clock Tri-state Buffer in a Clock Path Block Interconnect Conflict of Hierarchy Interconnection Block Assembly Error in the Same Hierarchy Level reference - /uer/cad/spring_soft/verdi/ v1/nLint/doc/pdf/rule.pdf

8 Save your rule file

9 step1 step2 step3

10 Step4:add your select file
Step3:Select your file Step4:add your select file

11 Check your coding style
Run nLint Run nLint Check your coding style

12

13 Use .f file run nLint Prepare data 要檢查的RTL code

14 Use .f file run nLint Source debussy.cshrc Run nLint by .f file

15 Use .f file run nLint Link check

Download ppt "NLint 操作教學 http://socdsp.ee.nchu.edu.tw."

Similar presentations

What are FPGA Power Management HDL Coding Techniques Xilinx Training.

What are FPGA Power Management HDL Coding Techniques Xilinx Training.
VERILOG: Synthesis - Combinational Logic Combination logic function can be expressed as: logic_output(t) = f(logic_inputs(t)) Rules Avoid technology dependent.

VERILOG: Synthesis - Combinational Logic Combination logic function can be expressed as: logic_output(t) = f(logic_inputs(t)) Rules Avoid technology dependent.
Simulation executable (simv)

Simulation executable (simv)
Verilog Overview. University of Jordan Computer Engineering Department CPE 439: Computer Design Lab.

Verilog Overview. University of Jordan Computer Engineering Department CPE 439: Computer Design Lab.
Combinational Logic.

Combinational Logic.
Verilog Intro: Part 1.

Verilog Intro: Part 1.
Hardware Description Language (HDL)

Hardware Description Language (HDL)
Anurag Dwivedi.  Verilog- Hardware Description Language  Modules  Combinational circuits  assign statement  Control statements  Sequential circuits.

Anurag Dwivedi.  Verilog- Hardware Description Language  Modules  Combinational circuits  assign statement  Control statements  Sequential circuits.
CSE 201 Computer Logic Design * * * * * * * Verilog Modeling

CSE 201 Computer Logic Design * * * * * * * Verilog Modeling
ECE 551 Digital System Design & Synthesis Lecture 08 The Synthesis Process Constraints and Design Rules High-Level Synthesis Options.

ECE 551 Digital System Design & Synthesis Lecture 08 The Synthesis Process Constraints and Design Rules High-Level Synthesis Options.
Logic Synthesis – 3 Optimization Ahmed Hemani Sources: Synopsys Documentation.

Logic Synthesis – 3 Optimization Ahmed Hemani Sources: Synopsys Documentation.
1 Workshop Topics - Outline Workshop 1 - Introduction Workshop 2 - module instantiation Workshop 3 - Lexical conventions Workshop 4 - Value Logic System.

1 Workshop Topics - Outline Workshop 1 - Introduction Workshop 2 - module instantiation Workshop 3 - Lexical conventions Workshop 4 - Value Logic System.
Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
ENG6530 RCS ENG6530 Reconfigurable Computing Systems Hardware Description Languages Synthesis.

ENG6530 RCS ENG6530 Reconfigurable Computing Systems Hardware Description Languages Synthesis.
Nonlinear & Neural Networks LAB. CHAPTER 20 VHDL FOR DIGITAL SYSYEM DESIGN 20.1VHDL Code for a Serial Adder 20.2VHDL Code for a Binary Multiplier 20.3VHDL.

Nonlinear & Neural Networks LAB. CHAPTER 20 VHDL FOR DIGITAL SYSYEM DESIGN 20.1VHDL Code for a Serial Adder 20.2VHDL Code for a Binary Multiplier 20.3VHDL.
Digital System Design by Verilog University of Maryland ENEE408C.

Digital System Design by Verilog University of Maryland ENEE408C.
Introduction to VHDL CSCE 496/896: Embedded Systems Witawas Srisa-an.

Introduction to VHDL CSCE 496/896: Embedded Systems Witawas Srisa-an.
Silicon Programming--Intro. to HDLs1 Hardware description languages: introduction intellectual property (IP) introduction to VHDL and Verilog entities.

Silicon Programming--Intro. to HDLs1 Hardware description languages: introduction intellectual property (IP) introduction to VHDL and Verilog entities.
VHDL And Synthesis Review. VHDL In Detail Things that we will look at: –Port and Types –Arithmetic Operators –Design styles for Synthesis.

VHDL And Synthesis Review. VHDL In Detail Things that we will look at: –Port and Types –Arithmetic Operators –Design styles for Synthesis.
©2010 Cengage Learning Engineering. All Rights Reserved.10-0 Introduction to VHDL PowerPoint Presentation © 2010. Cengage Learning, Engineering. All Rights.

©2010 Cengage Learning Engineering. All Rights Reserved.10-0 Introduction to VHDL PowerPoint Presentation © Cengage Learning, Engineering. All Rights.

Similar presentations

Ads by Google