1. Some Definitions for ADCs CONVERSION TIME - is the time required for a complete measurement by an analog-to-digital converter. Since the Conversion Time does not include acquisition time, multiplexer set up time, or other elements of a complete conversion cycle, the conversion time may be less than the Throughput Time. Number of Channels – Number of channels the ADC has to have to provide sequential sampling (via multiplexing) of several sensors. Range - Highest and lowest voltages that the board ADC can accept as inputs. The ADC found inside most data acquisition systems is generally only capable of understanding voltages. Hence, you may need to use signal conditioning to convert the information, obtained from your sensors and transducers, - to voltage. Resolution - Smallest interval into which the amplitude measurement range is divided. For example,12 bits equals 2^12 (or 4096) discrete values that can be returned to software as measurement results. This is defined by the number of bits that the ADC can use to represent the analog signal. For example, if Vref = 1.2V, the resolution of 12-bit ADC is 1.2/4096 = 0.293mV = 293uV. Sampling Rate - Rate at which data is sampled. The faster the signal changes, the higher sampling rate must be used to characterize the signal accurately. Boards that have faster A/D converters can capture higher frequency signals.

2. Characteristics of TI ADC ADS1250ADS1251 Resolution(Bits)20 24 Sample Rate (max)25kSPS 20kSPS # Input Channels1 1 ArchitectureDelta-Sigma Input Configuration RangeVref/PGA (1-8) Vref InterfaceSerial SPI Interface INL (+/-)(Max)(%)0.00001 0.00000 INL(Max)(+/-LSB)0.002 0.0015 DNL(Max)(+/-LSB)1 1 ENOB(Bits)18 19

3. Characteristics of TI ADC, Cont. ADS1250ADS1251 Power Consumption(Typ)(mW)75 7.5 Reference ModeExt Analog Voltage AV/DD(Min)(V)4.75 Analog Voltage AV/DD(Max)(V)5.25 Digital Supply(Min)(V)4.75 Digital Supply(Max)(V)5.25 Pin/Package16SOIC 8SOIC Operating Temperature Range(°C)-40 to 85 RatingCatalog Approx. Price (US$)8.70 | 1ku 6.00 | 1ku

4. SAMPLING THEORY Samples are snapshots of the changing values (give me your examples) Sampling has to be done with frequency at least two times more than the highest frequency component in the original (periodic) signal – Nyquist criteria (Harry Nyquist of Bell Telephone Laboratories, 1924) If sampling is too slow, - reconstruction of the original signal will be wrong. It is called “aliasing”

5. Aliasing

6. Digitizing Unipolar Analog Signal

7. 3-bit Digitizer Sampling 128 times per Wave

8. Errors of ADC Quantization Error Offset Error Gain Error Differential Linearity Error Integral Linearity Error Aperture Error Total Unadjusted Error (TUE)

9. Transfer Function of a 3-bit ADC

10. Quantization Error Quantization error is caused by the finite resolution of the ADC, and is an unavoidable imperfection in all types of ADC. The magnitude of the quantization error at the sampling instant is between zero and half of one LSB. The transfer function of an ideal N-bit ADC is shown in Figure 2.37 (*). The quantization error for any ac signal which spans more than a few LSBs can be approximated by an uncorrelated sawtooth waveform having a peak-to- peak amplitude of q, the weight of an LSB. * See the book’s section 2.3.

11. Quantization Noise

12. Quantization Error for ADC is Output - Input

13. Differential and Integral Nonlinearity Errors of ADC Differential Nonlinearity (DNL): An ideal A/D converter exhibits code transitions at analog input values spaced exactly 1LSB apart (1LSB = VFS / 2^n). DNL is the deviation in code width from the ideal 1LSB code width. A DNL error less than –1LSB can cause missing codes. DNL is a critical specification for image-processing, closed-loop, and video applications. This is a dc specification, where measurements are taken with near- dc analog input voltages. Integral Nonlinearity Error is the integral of DLE over the full range.

14. Differential Nonlinearity Error

15. Offset Error Offset Error: Offset error is the difference in voltage between the ideal first code transition and the actual code transition of an A/D converter. This is a dc specification, where measurements are taken with near- dc analog input voltages. In a unipolar device, offset error is the difference between the first measured transition point (lowest in voltage) and the first ideal, transition point. (See Figure 19.) Unipolar Offset Error is measured and calculated as shown in the following equation: Offset Error = (V[0:1]-(0.5)V ILSB ), where: V ILSB – Ideal LSB Voltage, V[0:1] – Analog Voltage of first transition

16. Unipolar Offset Error Offset Error – difference between actual first code transition point and ideal first code transition point. Offset Error can be calibrated in hardware or FW/SW.

17. Gain Error From mathematical expression of the ADC transfer function: D = C + G*A, where: D – digital code, C – offset, G – gain, and A – analog value. May be defined as the gain error contribution (in mV or LSB) to the total error at full-scale. Gain can be calibrated out at near full-scale by different measures: changing the transfer function of the sensor or conditioning circuitry, or by changing the voltage reference of the ADC.

18. Aperture Error (from Wikipedia) Imagine that we are digitizing a sine wave x(t) = Asin(2πf 0 t). Provided that the actual sampling time uncertainty due to the clock jitter is Δt, the error caused by this phenomenon can be estimated as Eap <= |X‘(t)∆t| <= 2Aπf 0 ∆t. The error is zero for DC, small at low frequencies, but significant when high frequencies have high amplitudes. This effect can be ignored if it is drowned out by the quantizing error. Jitter requirements can be calculated using the following formula:, where q is a number of ADC bits.

19. Aperture Error Example

20. Total Unadjusted Error

21. Successive Approximation Register (SAR) ADC

22. How the SAR ADC Works The SAR starts by forcing the MSB (Most Significant bit) high (for example in an 8 bit ADC it becomes 1000 0000 – Why?), the DAC converts it to VAREF/2. The analog comparator compares the input voltage with VAREF/2. If the input voltage is greater than the voltage corresponding to the MSB, the bit is left set, otherwise it is reset. After this comparison is done, the next significant bit is set (=VAREF/4) and a comparison is done again with the input voltage. The procedure is followed till all the bit positions are compared. At the end of all the bit comparisons we get the corresponding digital output for the analog input. The clock frequency must be equal to the sampling frequency multiplied by the number of bits of resolution desired.

23. Single Slope ADC

24. How Single Slope ADC Works Upper Amplifier without feedback works as a comparator. Bottom Amplifier has a capacitor in the feedback and works as an integrator MOSFET is needed to reset the integrator Counter is reset on falling edge (not the level) of the (counter’s) CLR signal Output buffer is latched on the front edge of the (buffer’s) CLK signal Counter counts clock signals until CLR goes high

25. ExpressPCB Installation Nothing tricky (click OK several times): www.expresspcb.com

26. ExpressPCB Installation, Cont. Happy End:

27. Concept of SCH Design Designing the schematic using schematic symbols (from standard library or from yours) –Selecting symbols and placing them on your schematic sheet –Arranging symbols in logical order and connecting them with “wires” –Editing schematic and annotating components –Check schematic for netlist errors command from the File menu

28. Concept of PCB Design Designing PCB layout using footprints of components from standard library (or yours) – Selecting footprints from the library and placing them on layout drawing –Arranging footprints in logical order and aligning them using grid (adjustable) –Linking schematic to PCB from the ExpressPCB program's File menu

29. Selecting a Component

30. Schematic Example

31. Selecting a Footprint

32. Layout for the Above