Presentation is loading. Please wait.

Presentation is loading. Please wait.

RMO4C-2 A Low-Noise 40-GS/s Continuous-Time Bandpass ΔΣ ADC Centered at 2 GHz Theo Chalvatzis and Sorin P. Voinigescu The Edward S. Rogers Sr. Department.

Similar presentations


Presentation on theme: "RMO4C-2 A Low-Noise 40-GS/s Continuous-Time Bandpass ΔΣ ADC Centered at 2 GHz Theo Chalvatzis and Sorin P. Voinigescu The Edward S. Rogers Sr. Department."— Presentation transcript:

1 RMO4C-2 A Low-Noise 40-GS/s Continuous-Time Bandpass ΔΣ ADC Centered at 2 GHz Theo Chalvatzis and Sorin P. Voinigescu The Edward S. Rogers Sr. Department of Electrical and Computer Engineering University of Toronto Toronto, Canada

2 RFIC - San Francisco June 11-13, 20062 Outline Motivation ADC system level architecture Circuit design Measurements Conclusion

3 RFIC - San Francisco June 11-13, 20063 Motivation Direct sampling receiver for 2-GHz CDMA basestation Transistor f T of 150..250 GHz and low-BV CEO naturally point to 1-bit ΔΣ digitization of RF signal Continuous-Time Bandpass ΔΣ topology offers: –Higher resolution and lower power than other ADC types –Low complexity (simple layout is important at 40 GHz!) –LNA as input stage

4 RFIC - San Francisco June 11-13, 20064 System Level Architecture 2-GHz G m -LC BPF 1-bit quantizer as DFF RZ pulse DACs Loop design in s- domain DAC(s) the TF of RZ DAC LNA & BPF1 BPF2

5 RFIC - San Francisco June 11-13, 20065 New Loop Filter Topology MOS-HBT cascode provides: –Linearity and low-noise with no degeneration –Lower power supply (V GS <V BE ) Bias at peak-g m current density for maximum linearity L E for input 50Ω matching: L EE for common mode rejection

6 RFIC - San Francisco June 11-13, 20066 New RZ DAC Topology DAC with RZ pulse for immunity against loop delay Higher switching speed due to MOS-HBT cascode High g m /I TAIL ratio (due to HBT)

7 RFIC - San Francisco June 11-13, 20067 New 40-GHz Quantizer Topology MOS-HBT MSM flip-flop: –3 latches to compensate for metastability –MOS on clock path to improve speed with low supply –HBT on data path for high gain Min swing at quantizer input: 10mVpp 3 stages needed for full logic swing (300mV pp ) at DAC input

8 RFIC - San Francisco June 11-13, 20068 40-GHz Bandwidth Clock Distribution External clock distributed to 3 latches and 2 DACs EF-MOS-HBT cascode for increased bandwidth and large capacitive load drive

9 RFIC - San Francisco June 11-13, 20069 Fabrication and Characterization of loop filter breakout and ADC

10 RFIC - San Francisco June 11-13, 200610 ADC Die Photograph 1.52x1.58mm 2 ADC and filter breakout fabricated in STM’s 0.13μm SiGe BiCMOS: –HBT f T /f max =150/160 GHz –2μm finger width n-MOSFET f T /f max =80/90 GHz Total power dissipation 1.6W from 2.5V

11 RFIC - San Francisco June 11-13, 200611 Loop Filter – Measurements Linearity and noise measured on a filter test structure Optimum bias point for maximum linearity: 0.4mA/μm

12 RFIC - San Francisco June 11-13, 200612 ADC – S-parameters Single-ended measurements Q=17 and BW 3dB =120MHz ADC stable up to 65GHz S 22 <-7dB up to 65GHz and <-15dB up to 22GHz

13 RFIC - San Francisco June 11-13, 200613 ADC – Spectrum Measurements No idle tones present in-band Inset shows > 35dB/dec noise shaping Single-tone at 2-GHz ON Single-tone at 2-GHz OFF

14 RFIC - San Francisco June 11-13, 200614 ADC – SNDR Measurements SNDR measured with Spectrum Analyzer Resolution BW lowered until noise floor remained constant (RBW < 50 KHz) Measurements taken for bandwidths between 1 MHz and 120 MHz

15 RFIC - San Francisco June 11-13, 200615 ADC – SNDR vs BW Measurements SNDR=55dB over 60 MHz SNDR=52dB over 120 MHz

16 RFIC - San Francisco June 11-13, 200616 ADC – SFDR Two-Tone Measurements Two-tone test with 2 GHz RF inputs at 10 MHz spacing P IN = -30dBm SFDR=61dB

17 RFIC - San Francisco June 11-13, 200617 ADC – 40-Gb/s Eye Diagram Jitter Measurements 2-GHz input sinusoid Feedback turned-off JitterRMS=375fs Jitter does not affect ADC resolution

18 RFIC - San Francisco June 11-13, 200618 ADC Performance Figure of Merit (FOM) definition (lower better):

19 RFIC - San Francisco June 11-13, 200619 Conclusion First mm-wave sampling ΔΣ ADC in any technology (> 2xFs) Direct RF A/D Conversion at 2-GHz with 9-bit resolution over 60 MHz 11 bits over 60 MHz possible in this topology with: –Improved filter linearity –Higher filter Q Best FOM among all ADCs with clocks > 1 GHz 40-48 GS/s design scalable to 3.5/5/12 GHz

20 RFIC - San Francisco June 11-13, 200620 Acknowledgements Eric Gagnon and Morris Repeta for system performance specifications Nortel Networks for funding support STMicroelectronics for chip fabrication ECTI for lab access CMC for CAD tools


Download ppt "RMO4C-2 A Low-Noise 40-GS/s Continuous-Time Bandpass ΔΣ ADC Centered at 2 GHz Theo Chalvatzis and Sorin P. Voinigescu The Edward S. Rogers Sr. Department."

Similar presentations


Ads by Google