1. Low Energy Electronics: DARPA Portfolio Dr. Michael Fritze DARPA/MTO 1st Berkeley Symposium on Energy Efficient Electronics Systems June 11-12, 2009 Dr. Michael Fritze DARPA/MTO 1st Berkeley Symposium on Energy Efficient Electronics Systems June 11-12, 2009

2. 2 Power Efficient Electronics Are Critical to Many DoD Missions Soldiers carry packs in 70-120lb range Frequently 10-20 lbs are batteries! Dragon Eye 110-200W Battery Weight 0.7Kg Power is frequently scarce and expensive: UAVs, remote sensor networks, space, etc. Getting rid of dissipated heat is often a major problem by itself! Heat Pipe

3. 3 DARPA Role in Science and Technology

4. 4 Fritze Lal Rosker DARPA PMs work to “Fill the Gap” with programs Kenny Shenoy Harrod

5. DARPA Low Power Electronics 5 Device Thrust (Fritze, Lal, Shenoy) STEEP, NEMS, CERA, STT-RAM, “ULP-NVM” Circuits Thrust (Fritze) 3DIC, “ ULP-Sub-V T ”, “HiBESST” Thermal Management Thrust (Kenny) TGP, MACE, NTI, ACM “THREADS” (Rosker/Albrecht) High Performance Computing Thrust (Harrod) PCA, “EXASCALE” Programs in BOLD are currently running

6. Device Thrust: New Transistor Technology Electronics History: Power Perspective It is time for the next paradigm change in transistor technology ! Each technology ultimately reaches integration density limited by power dissipation Quantum jump then occurs to new technology with lower power Each technology ultimately reaches integration density limited by power dissipation Quantum jump then occurs to new technology with lower power

7. Steep-subthreshold-slope Transistors for Electronics with Extremely-low Power (STEEP) 7 GOAL: Realize STEEP slopes (<< 60 mV/dec) in silicon technology Platform (Si & SiGe) PERFORMERS: IBM, UCB, UCLA APPROACH: BTB Tunneling FETs “Properly” designed p-i-n device CHALLENGES: Abrupt doping profiles !

8. Hybrid NEMtronics (Lal) Objectives Eliminate leakage power in electronics to enable longer battery life and lower power required for computing. Enable high temperature computing for Carnot efficient computers and eliminate need for coolingApproaches Use NEMS switches with and without transistors to reduce leakage – I on :Transistor, I off : NEMS NEMS can work at high temperature, enabling high efficiency power scavenging. N+ P+ N-Well P-Substrate VDD OUT GND IN All Mechanical Computing Hybrid NEMS/CMOS component integration Hybrid NEMS/CMOS Device integration 1 1 0 0 1 0 0 1 I on I off

9. NanoElectroMechanical Switches (NEMS) Berkeley Argonne ARL Block MEMS CalTech Case Western Signal electrode Actuation electrode W bridge Colorado GE Minnesota MIT Wisconsin Berkeley Sandia Stanford PerformersDescription ArgonneDiamond/PZT ARL PZT/Si Piezoelectric UC Berkeley Isolated CMOS Gate Block MEMS Multilayer Switch CalTech SOI Switch/GaAs Piezo Switch Case Western SiC Switch for High T Colorado ALD ES Switch General Electric Nanorod Vertical Switch MinnesotaSelf-assembled Composite Cantilever Gate MIT CNT vertical Switch SandiaALD-deposited High T Material Stanford Lateral ES Switch Wisconsin Mechanical Motion-based Tunneling

10. Carbon Electronics for RF Applications (CERA) 10 GOALs: Develop wafer-scale epitaxial graphene synthesis techniques. Engineer graphene channel RF- transistors and exploit in RF circuits such as low noise amplifiers APPROACH: SiC & SiGeC sublimation, CVD, MBE, Nickel catalyzed epitaxy, chemical methods Performers: IBM, HRL, UCLA CHALLENGES: High quality graphene epitaxy Properly designed G-channel RF-FETs Si-compatible process flow Low power high performance LNAs

11. STT-RAM PM: Dr. Devanand Shenoy Exploit Spin Torque Transfer (STT) for switching nanomagnet orientation to create a non-volatile magnetic memory structure with power requirements 100x lower than SRAM and DRAM, and 100,000x lower than Flash memories Spin Torque Transfer: A current spin polarized, by passing through a pinned layer, torques the magnetic moments of the Free layer and switches a memory bit I c0 Universal non-volatile magnetic memory with all the advantages and none of the drawbacks of conventional semiconductor memories Program Goal Write Energy0.06 pJ/bit Write/Read Speed5 ns/bit Cell Area0.12 µm 2 Thermal stability80 Endurance3X10 16 (cycles) 1 MB memory MTJ UCLA

12. 3-Dimensional Integrated Circuits (3DIC) 12 Goal: Develop 3DIC fabrication technologies and CAD tools enabling high density vertical interconnections Methods: 3D packaging stacks, wafer-to-wafer bonding, monolithic 3D growth, 3D via technology, CAD tool development Impact: 3D technologies enable novel architectures with high bandwidth and low latency for improved digital performance and lower power “HiBESST” Explore limits of electronic BW for high speed communication Compelling 3DIC Demo Performers: ISC, IBM, Stanford, PTC 3D FPGA Design & Demos 3D Process3D CAD Tezzaron (seedling)

13. 3DIC Program 13

14. Ultra-low Power Sub-V T Circuits 14 Goal: Enable dynamic voltage scaling leveraging sub-threshold operation regime. Realize minimal performance impact Challenges: VARIABILITY ! High efficiency low voltage distribution, Domain granularity, Dynamic voltage/V t scaling, Automated CAD tools IMPACT: Substantial power reduction for key DoD digital computation needs without the need for a novel device technology Performers: MIT, Purdue, U. Ark, UVA, Boeing (seedlings)

15. chip chip carrier (side view) fan fin array heat sink copper Best modern technology in the electronics layer Ancient “technology” in the thermal layer ! Microelectronics Packaging Today

16. T Junction Thermal Resistance Breakdown Where is the Problem? chip carrier Heat spreader Si chip Heat sink TIM Temperature Location R Substrate R Grease R Spreader R Heat Sink T Junction T TIM T Spreader T HeatSink T Ambient Large  T’s spread throughout path from: Source → Sink NO SINGLE CULPRIT Power ~ NCV 2 F

17. T Junction Thermal Management Portfolio Temperature T Junction T Spreader T HeatSink T Ambient Location R NTI R TGP R MACE Power ~ NCV 2 F T TIM NTI chip carrier TGP chip carrier Si chip MACE

18. Temperature T Junction T Spreader T HeatSink T Ambient Location R NTI R TGP R MACE T TIM Reduce device-to- substrate thermal resistance Power T THREADS R epi Current MTO Programs “THREADs” Technologies for Heat Removal from Electronics at the Device Scale (THREADS) heat spreader epi heat sink TIM

19. Exascale Computing Study What is Needed to Develop Future ExtremeScale Processing Systems ? Four major challenges identified: Energy Challenge: Driving the overall system energy low enough so that, when run at the desired computational rates, the entire system can fit within acceptable power budgets. Parallelism/Concurrency Challenge: Provide the application developer with an execution and programming model that isolates the developer from the “burden” of massive parallelism Storage Challenge: Develop memory architectures that provide sufficiently low latency, high bandwidth, and high storage capacity, while minimizing power via efficient data movement and placement Resiliency Challenge: Achieving a high enough resiliency to both permanent and transient faults and failures so that an application can “work through” these problems. NOTE: Power Efficiency is a Major Challenge !

20. Power For Server Farms

21. Processor Power Efficiency “Strawman” processor architecture Develop processor design methodology using aggressive architectural techniques, aggressive voltage scaling, and optimized data placement and movement approaches to achieve 10s pJ/flop Requires integrated optimization of computation, communication, data storage, and concurrency Computing Must Be Reinvented For Energy Efficiency Energy per operation is an overriding challenge DATA CENTERS: 1 ExaOPS at 1,000 pJ/OP => GW -Cost of power: $1M per MegaWatt per year => $1B per year for power alone EMBEDDED applications: TeraOPS at 1,000 pJ/OP => KWs Optimize energy efficiency Unacceptable Power Req. !

22. Proposed UHPC Program New system-wide technology approaches to maximize energy efficiency, with a 50 Gigaflops per watt goal, by employing hardware and software techniques for ultra-high performance DoD applications - efficiency. Develop new technologies that do not require application programmers to manage the complexity, in terms of architectural attributes with respect to data locality and concurrency, of the system to achieve their performance and time to solution goals - programmability. Develop solutions to expose and manage hardware and software concurrency, minimizing overhead for thousand- to billion-way parallelism for the system-level programmer. Develop a system-wide approach to achieve reliability and security through fault management techniques enabling an application to execute through failures and attacks. Goal: Develop 1 PFLOPS single cabinet to 10 TFLOPS embedded module air-cooled systems that overcome energy efficiency and programmability challenges. Reinventing Computing For Power Efficiency Execution Model UHPC Specifications 1 PFLOPS 50 GFlops/W Single Air-Cooled Cabinet 10 PB storage 1 PB memory 20 – 30 KW Streaming I/O Processor Module Processor resources & DRAM 10 TFLOPS 32 GB 125 W 1 Byte/FLOP off-chip Bandwidth

23. We’re Always Hiring at DARPA DARPA PM Candidate Characteristics Idea Generator Technical Expert Entrepreneur Passion to Drive Leading Edge Technology National Service DARPA Hires Program Managers for their Program Ideas … do you have what it takes? … come talk to us.