# Lecture 6 Solid-State Diodes and Diode Circuits

## Presentation on theme: "Lecture 6 Solid-State Diodes and Diode Circuits"— Presentation transcript:

Lecture 6 Solid-State Diodes and Diode Circuits
1

Goals Understand diode structure and basic layout
Explore various diode models including the mathematical model, the ideal diode model, and the constant voltage drop model Define regions of operation of the diode (forward, reverse bias, and reverse breakdown) Apply the various types of models in circuit analysis 2

Diode Introduction A diode is formed by interfacing an n-type semiconductor with a p-type semiconductor. A pn junction is the interface between n and p regions. Diode symbol 3

Diode Layout 4

Space Charge Region Formation at the pn Junction
5

Diode i-v Characteristics
Turn-on voltage marks point of significant current flow. Is is called the reverse saturation current. 6

Diode Equation where IS = reverse saturation current (A) vD = voltage applied to diode (V) q = electronic charge (1.60 x C) k = Boltzmann’s constant (1.38 x J/K) T = absolute temperature n = nonideality factor (dimensionless) VT = kT/q = thermal voltage (V) (25 mV at room temp.) IS is typically between and 10-9 A, and is strongly temperature dependent due to its dependence on ni2. The nonideality factor is typically close to 1, but approaches 2 for devices with high current densities. It is assumed to be 1 if the value of “n” 7

Diode Voltage and Current Calculations (Example)
Problem: Find diode voltage for diode with given specifications Given data: IS=0.1 fA ID= 300 mA Assumptions: Room-temperature dc operation with VT=0.025 V Analysis: With IS=0.1 fA With IS=10 fA With ID= 1 mA, IS=0.1 fA 8

Diode Current for Reverse, Zero, and Forward Bias
Reverse bias: Zero bias: Forward bias: 9

Ideal Diode - + Forward bias Vanode > vcathode Cathode Anode Reverse bias Vanode < vcathode Break point A semiconductor diode consists of a PN junction and has (2) terminals, an anode(+) and a cathode(-). The diode is a unidirectional device; Current flows only from anode to cathode Forward bias : v>0, any current will flow (ideal diode acts as a short circuit) Reverse Bias: v < 0, i=0 (open circuit) 10

Diode Circuit Analysis: Basics
Loop equation for given circuit is: This is also called the load line for the diode. Solution to this equation can be found by: Simplified analysis with ideal diode model. Simplified analysis using constant voltage drop model. Graphical analysis using load-line method. Analysis with diode’s mathematical model. V and R may represent Thevenin equivalent of a more complex 2-terminal network.Objective of diode circuit analysis is to find quiescent operating point for diode, consisting of dc current and voltage that define diode’s i-v characteristic. 11

1.Analysis using Ideal Model for Diode
If diode is forward-biased, voltage across diode is zero. If diode is reverse-biased, current through diode is zero. vD =0 for iD >0 and vD =0 for vD < 0 Thus diode is assumed to be either on or off. Analysis is conducted in following steps: Select diode model. Identify anode and cathode of diode and label vD and iD. Guess diode’s region of operation from circuit. Analyze circuit using diode model appropriate for assumed operation region. Check results to check consistency with assumptions. 12

Analysis using Ideal Model for Diode: Example
Since source is forcing positive current through diode assume diode is on. Q-point is(1 mA, 0V) our assumption is right. Since source is forcing current backward through diode assume diode is off. Hence ID =0 . Loop equation is: Q-point is (0, -10 V) 13 our assumption is right.

Two-Diode Circuit Analysis
Analysis: Ideal diode model is chosen. Since 15V source is forcing positive current through D1 and D2 and -10V source is forcing positive current through D2, assume both diodes are on. Since voltage at node D is zero due to short circuit of ideal diode D1, Q-points are (-0.5 mA, 0 V) and (2.0 mA, 0 V) But, ID1 <0 is not allowed by diode, so ?. 14

Two-Diode Circuit Analysis (contd.)
Since current in D1 is zero, ID2 = I1, Q-points are D1 : (0 mA, V):off D2 : (1.67 mA, 0 V) :on Analysis: Since current in D2 but that in D1 is invalid, the second guess is D1 off and D2 on. 15

Break point analysis The break point is where
i=0 and v=0 transition from ‘ON” to “OFF” OR It is the point after which the diode will start conducting Range of V after which the diode will be “ON” 16

2.Analysis using Constant Voltage Drop Model for Diode
Since 10V source is forcing positive current through diode assume diode is on. vD = Von for iD >0 and vD = 0 for vD < Von. 17

3. Graphical analysis using load-line method.
Linear Circuit I and V must satisfy both the linear And non-linear circuit equations + - Nonlinear element For the linear circuit Finding Thevenin or Norton equivalent of the linear circuit i i +

Problem: Find Q-point Given data: V=10 V, R=10kW. Analysis: To define the load line we use, VD= 0 VD= 5 V, ID =0.5 mA These points and the resulting load line are plotted.Q-point is given by intersection of load line and diode characteristic: Q-point = (0.95 mA, 0.6 V) 19

4. Analysis using Mathematical Model for Diode
Ideal Diode

Iterative Method based on Mathematical Model
Linear Circuit I and V must satisfy both the linear And non-linear circuit equations + Exponential diode equation - VOC=Vth i ISC =VOC/R v va ia ib Nonlinear element Linear circuit equation

Example: Analysis using Mathematical Model for Diode
Problem: Find Q-point for given diode characteristic. Given data: IS =10-13 A, n=1, VT = V Analysis: is load line, given by a transcendental equation. A numerical answer can be found by using iterative method. Use the technique in the previous slide Q-point = ( mA, V) Since, usually we don’t have accurate saturation current and significant tolerances for sources and passive components, we need answers precise up to only 2or 3 significant digits. 22

Summary: Diode circuit linear models
a. Ideal diode i v ideal b. Constant voltage model ideal v VD i + VD For Silicon diodes 0.65 < vD < 0.8

Summary: Diode circuit linear models
c. Piecewise linear model v VDO i 1/rD