Presentation is loading. Please wait.

Presentation is loading. Please wait.

Cache Chapter 11 Sepehr Naimi www.NicerLand.com.

PublishTeodor Torgersen Modified over 4 years ago

Similar presentations

Presentation on theme: "Cache Chapter 11 Sepehr Naimi www.NicerLand.com."— Presentation transcript:

1 Cache Chapter 11 Sepehr Naimi

2 CPU and Different Memories
L1 L2 L3 DRAM Flash ROM Hard disk Faster

3 Fully Associative

4 Direct Mapped

5 2-way Set Associative

6 4-way Set Associative

7 Direct-mapped cache for 16M Memory

8 2-way Set Associative cache for 16M Memory

9 4-way Set Associative cache for 16M Memory

10 A 32-bit Computer with a 2-way Set associative Cache

11 Updating Main Memory

12 L1, L2, and L3 Cache

13 L2 Cache Feeding Code and Data to L1 Caches

14 Hyper-threaded CPU vs. Multiprocessing

15 An Exmple of Dual-Core Processor

16 Cortex-A53 Processor

Download ppt "Cache Chapter 11 Sepehr Naimi www.NicerLand.com."

Similar presentations

1 Parallel Scientific Computing: Algorithms and Tools Lecture #2 APMA 2821A, Spring 2008 Instructors: George Em Karniadakis Leopold Grinberg.

1 Parallel Scientific Computing: Algorithms and Tools Lecture #2 APMA 2821A, Spring 2008 Instructors: George Em Karniadakis Leopold Grinberg.
MEMORY ORGANIZATION Memory Hierarchy Main Memory Auxiliary Memory

MEMORY ORGANIZATION Memory Hierarchy Main Memory Auxiliary Memory
6/12/2015Page 1 Exploiting Memory Hierarchy Chapter 7 B.Ramamurthy.

6/12/2015Page 1 Exploiting Memory Hierarchy Chapter 7 B.Ramamurthy.
CSCE101 – Ch 3 September 14 & 16, 2006. Chapter 3 Computer Software = System Software + Application Software Delineation unclear – (ex. Microsoft Antitrust)

CSCE101 – Ch 3 September 14 & 16, Chapter 3 Computer Software = System Software + Application Software Delineation unclear – (ex. Microsoft Antitrust)
Computer Organization and Architecture

Computer Organization and Architecture
Computer Architecture Part III-C: Memory Access and Management.

Computer Architecture Part III-C: Memory Access and Management.
Prof. Hakim Weatherspoon CS 3410, Spring 2015 Computer Science Cornell University See P&H Chapter: 5.1-5.4, 5.8, 5.10, 5.15; Also, 5.13 & 5.17.

Prof. Hakim Weatherspoon CS 3410, Spring 2015 Computer Science Cornell University See P&H Chapter: , 5.8, 5.10, 5.15; Also, 5.13 & 5.17.
Comp-TIA Standards.  AMD- (Advanced Micro Devices) An American multinational semiconductor company that develops computer processors and related technologies.

Comp-TIA Standards.  AMD- (Advanced Micro Devices) An American multinational semiconductor company that develops computer processors and related technologies.
Different CPUs CLICK THE SPINNING COMPUTER TO MOVE ON.

Different CPUs CLICK THE SPINNING COMPUTER TO MOVE ON.
THE MEMORY SYSTEM & INTERCONNECTION STRUCTURE OBJECTIVES Define Memory hierarchy and its characteristics Define various types of memories Define the.

THE MEMORY SYSTEM & INTERCONNECTION STRUCTURE OBJECTIVES Define Memory hierarchy and its characteristics Define various types of memories Define the.
The Computer Systems. Computer System CPU Is the brain of the PC. All program instructions are run through the CPU Control Unit This decodes and executes.

The Computer Systems. Computer System CPU Is the brain of the PC. All program instructions are run through the CPU Control Unit This decodes and executes.
Chapter 2 Parallel Architecture. Moore’s Law The number of transistors on a chip doubles every 18-24 years. – Has been valid for over 40 years – Can’t.

Chapter 2 Parallel Architecture. Moore’s Law The number of transistors on a chip doubles every years. – Has been valid for over 40 years – Can’t.
History of Microprocessor MPIntroductionData BusAddress Bus 4004197148 8008197288 80801974816 80851977816 808619781620 8018619821620 8028619831624 80386198632.

History of Microprocessor MPIntroductionData BusAddress Bus
3 Computing System Fundamentals

3 Computing System Fundamentals
Section one revision:1. Computer Systems To be able to Identify and describe computer systems To demonstrate an understanding of the Central Processing.

Section one revision:1. Computer Systems To be able to Identify and describe computer systems To demonstrate an understanding of the Central Processing.
Computers Are Your Future Chapter 1 Slide 1 Introduction to the Computers & Internet Chapter 1 Concepts of Information Technology IT.

Computers Are Your Future Chapter 1 Slide 1 Introduction to the Computers & Internet Chapter 1 Concepts of Information Technology IT.
Hyper Threading Technology. Introduction Hyper-threading is a technology developed by Intel Corporation for it’s Xeon processors with a 533 MHz system.

Hyper Threading Technology. Introduction Hyper-threading is a technology developed by Intel Corporation for it’s Xeon processors with a 533 MHz system.
Chapter 91 Logical Address in Paging  Page size always chosen as a power of 2.  Example: if 16 bit addresses are used and page size = 1K, we need 10.

Chapter 91 Logical Address in Paging  Page size always chosen as a power of 2.  Example: if 16 bit addresses are used and page size = 1K, we need 10.
Identifying Hardware Components in a Computer (continued) Clock Speed (continued) The computer has a system clock that generates a regular electronic beat.

Identifying Hardware Components in a Computer (continued) Clock Speed (continued) The computer has a system clock that generates a regular electronic beat.
1 Chapter Seven. 2 Users want large and fast memories! SRAM access times are 2 - 25ns at cost of $100 to $250 per Mbyte. DRAM access times are 60-120ns.

1 Chapter Seven. 2 Users want large and fast memories! SRAM access times are ns at cost of $100 to $250 per Mbyte. DRAM access times are ns.

Similar presentations

Ads by Google