Presentation is loading. Please wait.

Presentation is loading. Please wait.

ECE 545 Remaining Tasks.

Published byTracy Day Modified over 5 years ago

Similar presentations

Presentation on theme: "ECE 545 Remaining Tasks."— Presentation transcript:

1 ECE 545 Remaining Tasks

2 Grading Scheme Midterm Exam - 20% Homework - 15% Final Exam - 30%
Project %

3 Final exam 2 hours 45 minutes in class design-oriented
open-books, open-notes practice exams available on the web Date: Thursday, December 12, 4:30-7:15pm

4 Typical Exam Problems (pseudocode, interface) => block diagram
interface (w/ division into Datapath and Controller) (pseudocode, interface, block diagram) => ASM chart 4. actions => control signals 5. timing waveforms based on ASM charts & inputs 6. timing analysis (execution time, latency, throughput, critical path, clock skew) 7. VHDL code of controllers 8. memories in Xilinx FPGAs 9. combinational and sequential circuit building blocks

5 Project 4th Progress Report: Sunday, December 8, 11:59 PM
Final Deadline (firm): Sunday, December 15, 11:59 PM

Download ppt "ECE 545 Remaining Tasks."

Similar presentations

IN2305-II Embedded Programming Lecture 2: Digital Logic.

IN2305-II Embedded Programming Lecture 2: Digital Logic.
Give qualifications of instructors: DAP

Give qualifications of instructors: DAP
CS 151 Digital Systems Design Lecture 37 Register Transfer Level

CS 151 Digital Systems Design Lecture 37 Register Transfer Level
CSE 378 Computer Hardware Design Prof. Richard E. Haskell – –Tel: 248-370-2861 –Web site: Follow.

CSE 378 Computer Hardware Design Prof. Richard E. Haskell – –Tel: –Web site: Follow.
6/12/20151 Sequence Detectors Lecture Notes – Lab 4 Sequence detection is the act of recognizing a predefined series of inputs A sequence detector is a.

6/12/20151 Sequence Detectors Lecture Notes – Lab 4 Sequence detection is the act of recognizing a predefined series of inputs A sequence detector is a.
Lab 10 RT methodology (cont’d) Example 1 – a counter Example 2 – a repetitive-adder multiplier.

Lab 10 RT methodology (cont’d) Example 1 – a counter Example 2 – a repetitive-adder multiplier.
George Mason University ECE 448 – FPGA and ASIC Design with VHDL Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts,

George Mason University ECE 448 – FPGA and ASIC Design with VHDL Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts,
ECE 448 – FPGA and ASIC Design with VHDL Lecture 15 External SRAM.

ECE 448 – FPGA and ASIC Design with VHDL Lecture 15 External SRAM.
CSE 378 Computer Hardware Design Prof. Richard E. Haskell – –Tel: 248-370-2861 –Web site: Follow.

CSE 378 Computer Hardware Design Prof. Richard E. Haskell – –Tel: –Web site: Follow.
Welcome to MAT 170. Basic Course Information Instructor Office Office Hours Beth Jones PSA 725 Tuesday and Thursday 12 noon - 1 pm Wednesday 8:30 am –

Welcome to MAT 170. Basic Course Information Instructor Office Office Hours Beth Jones PSA 725 Tuesday and Thursday 12 noon - 1 pm Wednesday 8:30 am –
ECE 232 L1 Intro.1 Adapted from Patterson 97 ©UCBCopyright 1998 Morgan Kaufmann Publishers ECE 232 Hardware Organization and Design Lecture 1 Introduction.

ECE 232 L1 Intro.1 Adapted from Patterson 97 ©UCBCopyright 1998 Morgan Kaufmann Publishers ECE 232 Hardware Organization and Design Lecture 1 Introduction.
ECE 545 Project 1 Part IV Key Scheduling Final Integration List of Deliverables.

ECE 545 Project 1 Part IV Key Scheduling Final Integration List of Deliverables.
Lecture 9 RTL Design Methodology Sorting Example.

Lecture 9 RTL Design Methodology Sorting Example.
SHA-3 Candidate Evaluation 1. FPGA Benchmarking - Phase 1 2 14 Round-2 SHA-3 Candidates implemented by 33 graduate students following the same design.

SHA-3 Candidate Evaluation 1. FPGA Benchmarking - Phase Round-2 SHA-3 Candidates implemented by 33 graduate students following the same design.
VHDL Project Specification Naser Mohammadzadeh. Schedule  due date: Tir 18 th 2.

VHDL Project Specification Naser Mohammadzadeh. Schedule  due date: Tir 18 th 2.
1ECE 545 – Introduction to VHDL Project Deliverables.

1ECE 545 – Introduction to VHDL Project Deliverables.
Instructor: Yuzhuang Hu Midterm The midterm is schedule on June 17 th, 17:30-19:30 pm. It covers the following:  VHDL Programming. 

Instructor: Yuzhuang Hu Midterm The midterm is schedule on June 17 th, 17:30-19:30 pm. It covers the following:  VHDL Programming. 
Lecture 9 RTL Design Methodology. Structure of a Typical Digital System Datapath (Execution Unit) Controller (Control Unit) Data Inputs Data Outputs Control.

Lecture 9 RTL Design Methodology. Structure of a Typical Digital System Datapath (Execution Unit) Controller (Control Unit) Data Inputs Data Outputs Control.
Algorithmic state machines

Algorithmic state machines
RTL Design Methodology Transition from Pseudocode & Interface

RTL Design Methodology Transition from Pseudocode & Interface

Similar presentations

Ads by Google