Download presentation
Presentation is loading. Please wait.
Published byAileen Whitehead Modified over 5 years ago
1
Gather-Scatter DRAM In-DRAM Address Translation to Improve the Spatial Locality of Non-unit Strided Accesses Session C1, Tuesday 10:40 AM Vivek Seshadri Thomas Mullins, Amirali Boroumand, Onur Mutlu, Phillip B. Gibbons, Michael A. Kozuch, Todd C. Mowry
2
Problem: Non-unit strided accesses
3
Problem: Non-unit strided accesses
READ Today’s DRAM Cache Line Inefficiency: High latency , wasted bandwidth and cache space
4
Problem: Non-unit strided accesses
READ Today’s DRAM Cache Line Inefficiency: High latency , wasted bandwidth and cache space Gather-Scatter DRAM READ Pattern 0 Pattern 1
5
Example result Problem: Non-unit strided accesses READ Today’s DRAM
Cache Line Inefficiency: High latency , wasted bandwidth and cache space Gather-Scatter DRAM READ Pattern 0 Pattern 1 In-memory databases Best of both row store and column store layouts Example result
6
Gather-Scatter DRAM In-DRAM Address Translation to Improve the Spatial Locality of Non-unit Strided Accesses Session C1, Tuesday 10:40 AM Vivek Seshadri Thomas Mullins, Amirali Boroumand, Onur Mutlu, Phillip B. Gibbons, Michael A. Kozuch, Todd C. Mowry
Similar presentations
© 2024 SlidePlayer.com Inc.
All rights reserved.