Presentation is loading. Please wait.

Presentation is loading. Please wait.

Variation Aware Application Scheduling in Multi-core Systems Lavanya Subramanian, Aman Kumar Carnegie Mellon University {lsubrama,

Published byDina Flynn Modified over 8 years ago

Similar presentations

Presentation on theme: "Variation Aware Application Scheduling in Multi-core Systems Lavanya Subramanian, Aman Kumar Carnegie Mellon University {lsubrama,"— Presentation transcript:

1 Variation Aware Application Scheduling in Multi-core Systems Lavanya Subramanian, Aman Kumar Carnegie Mellon University {lsubrama, amank}@andrew.cmu.edu Website: http://www.cs.cmu.edu/~amank/

2 Document Map Problem StatementProblem Statement MilestonesMilestones Overview of ProjectOverview of Project Static ProfilingStatic Profiling Variation Map ConstructionVariation Map Construction Variability incorporation in BLESSVariability incorporation in BLESS ResultsResults 2

3 Problem Statement (Aide-mémoire) The perspective of a chip multi processor being a homogenous set of cores is not a practical one. A CMP has to be relooked as: a collection of heterogeneous cores each core operating at different frequency each core with a different power profile 3

4 Milestones Milestone 1.1: Building variability information into the CMP simulator. Static profiling of applications. Milestone 2: Building a scheduler into the CMP simulator. Milestone 3: Implementing and analyzing the proposed scheme against the baseline algorithms. 4

5 The Lock Stock and Barrel Static Profiling using Sim- GALS/Wattch Constructing Frequency/Leakage variation maps Incorporation into BLESSBuild a scheduler on top of BLESS Build a heuristic power/performance unified scheduling algorithm 5

6 Static Profiling Simulate SPEC 2000 benchmarks on Wattch/Sim- GALS Extract Memory instruction dynamic power per instruction Non-memory instruction dynamic power per instruction Core average leakage power per cycle 6

7 Static profiling (Results) Benchmark Non-memory instruction dynamic power (Watt) Memory instruction dynamic power (Watt) Avg. Core Leakage power per Cycle (Watt) ammp4.8563.60180.1272 gzip2.5141.33640.0897 vpr4.01252.99140.1569 mesa2.61771.50510.1261 art3.70892.80370.1719 mcf3.39252.58410.1716 parser2.62581.72550.1529 vortex3.87462.87340.1536 bzip22.47041.33820.0854 Average3.3413777782.3066222220.137255556 Tech: 45 nm Sim GALS 7

8 Variation Map Construction Generate L eff variation map from Varimap tool Calculate Leakage Variation Based on L eff variation using SPICE and MATLAB Calculate Frequency Variation (Base : 3GHz) Based on L eff variation using MATLAB Tech: 45 nm 8

9 Variability per CORE Read the Frequency/Leakage maps in BLESSRead the Frequency/Leakage maps in BLESS Compute Power/Performance based on Variability informationCompute Power/Performance based on Variability information 9

10 Variability per CORE (Results) Same Application on 16 ProcessorsSame Application on 16 Processors 4 Applications on 16 Processors4 Applications on 16 Processors Setup MIPS Variation (%) Power Variation (%) Max. MIPSLeast MIPS Max Core Power per Cycle (W) Least Core Power per Cycle (W) w/out Var.1.041.03625861935.895.83 w. Var.1024655759305.56.85 Setup MIPS Variation (%) Power Variation (%) Max. MIPSLeast MIPS Max Core Power per Cycle (W) Least Core Power per Cycle (W) w/out Var.93.4989.80613231695.773.04 w. Var.98.84102.38619631165.952.94 10

11 The Lock Stock and Barrel Static Profiling using Sim- GALS/Wattch Constructing Frequency/Leakage variation maps Incorporation into BLESSBuild a scheduler on top of BLESS Build a heuristic power/performance unified scheduling algorithm 11

12 Questions 12

Download ppt "Variation Aware Application Scheduling in Multi-core Systems Lavanya Subramanian, Aman Kumar Carnegie Mellon University {lsubrama,"

Similar presentations

A Performance Comparison of DRAM Memory System Optimizations for SMT Processors Zhichun ZhuZhao Zhang ECE Department Univ. Illinois at ChicagoIowa State.

A Performance Comparison of DRAM Memory System Optimizations for SMT Processors Zhichun ZhuZhao Zhang ECE Department Univ. Illinois at ChicagoIowa State.
Dynamic Thread Assignment on Heterogeneous Multiprocessor Architectures Pree Thiengburanathum Advanced computer architecture Oct 24, 2007 1.

Dynamic Thread Assignment on Heterogeneous Multiprocessor Architectures Pree Thiengburanathum Advanced computer architecture Oct 24,
Reducing Leakage Power in Peripheral Circuits of L2 Caches Houman Homayoun and Alex Veidenbaum Dept. of Computer Science, UC Irvine {hhomayou,

Reducing Leakage Power in Peripheral Circuits of L2 Caches Houman Homayoun and Alex Veidenbaum Dept. of Computer Science, UC Irvine {hhomayou,
ACM: An Efficient Approach for Managing Shared Caches in Chip Multiprocessors Mohammad Hammoud, Sangyeun Cho, and Rami Melhem Presenter: Socrates Demetriades.

ACM: An Efficient Approach for Managing Shared Caches in Chip Multiprocessors Mohammad Hammoud, Sangyeun Cho, and Rami Melhem Presenter: Socrates Demetriades.
LEMap: Controlling Leakage in Large Chip-multiprocessor Caches via Profile-guided Virtual Address Translation Jugash Chandarlapati Mainak Chaudhuri Indian.

LEMap: Controlling Leakage in Large Chip-multiprocessor Caches via Profile-guided Virtual Address Translation Jugash Chandarlapati Mainak Chaudhuri Indian.
Virtual Exclusion: An Architectural Approach to Reducing Leakage Energy in Multiprocessor Systems Mrinmoy Ghosh Hsien-Hsin S. Lee School of Electrical.

Virtual Exclusion: An Architectural Approach to Reducing Leakage Energy in Multiprocessor Systems Mrinmoy Ghosh Hsien-Hsin S. Lee School of Electrical.
Thomas Moscibroda Distributed Systems Research, Redmond Onur Mutlu

Thomas Moscibroda Distributed Systems Research, Redmond Onur Mutlu
1 A Self-Tuning Cache Architecture for Embedded Systems Chuanjun Zhang*, Frank Vahid**, and Roman Lysecky *Dept. of Electrical Engineering Dept. of Computer.

1 A Self-Tuning Cache Architecture for Embedded Systems Chuanjun Zhang*, Frank Vahid**, and Roman Lysecky *Dept. of Electrical Engineering Dept. of Computer.
% eff = (Wout / W in) *100 eff = (80 J / 100 J) * 100 = 80% W in = 75 N * 5 m = 375 J W out = 100 N * 3 m = 300 J eff = (300 J / 375 J) *100 = 80% W in.

% eff = (Wout / W in) *100 eff = (80 J / 100 J) * 100 = 80% W in = 75 N * 5 m = 375 J W out = 100 N * 3 m = 300 J eff = (300 J / 375 J) *100 = 80% W in.
Scheduling Algorithms for Unpredictably Heterogeneous CMP Architectures J. Winter and D. Albonesi, Cornell University International Conference on Dependable.

Scheduling Algorithms for Unpredictably Heterogeneous CMP Architectures J. Winter and D. Albonesi, Cornell University International Conference on Dependable.
Ensuring Robustness via Early- Stage Formal Verification Multicore Power Management: Anita Lungu *, Pradip Bose **, Daniel Sorin *, Steven German **, Geert.

Ensuring Robustness via Early- Stage Formal Verification Multicore Power Management: Anita Lungu *, Pradip Bose **, Daniel Sorin *, Steven German **, Geert.
1 Cost Effective Dynamic Program Slicing Xiangyu Zhang Rajiv Gupta The University of Arizona.

1 Cost Effective Dynamic Program Slicing Xiangyu Zhang Rajiv Gupta The University of Arizona.
1 OS Driven Core Selection for HCMP Systems Anand Bhatia, Rishkul Kulkarni.

1 OS Driven Core Selection for HCMP Systems Anand Bhatia, Rishkul Kulkarni.
1 Multi-Core Systems CORE 0CORE 1CORE 2CORE 3 L2 CACHE L2 CACHE L2 CACHE L2 CACHE DRAM MEMORY CONTROLLER DRAM Bank 0 DRAM Bank 1 DRAM Bank 2 DRAM Bank.

1 Multi-Core Systems CORE 0CORE 1CORE 2CORE 3 L2 CACHE L2 CACHE L2 CACHE L2 CACHE DRAM MEMORY CONTROLLER DRAM Bank 0 DRAM Bank 1 DRAM Bank 2 DRAM Bank.
- Sam Ganzfried - Ryan Sukauye - Aniket Ponkshe. Outline Effects of asymmetry and how to handle them Design Space Exploration for Core Architecture Accelerating.

- Sam Ganzfried - Ryan Sukauye - Aniket Ponkshe. Outline Effects of asymmetry and how to handle them Design Space Exploration for Core Architecture Accelerating.
Dec-2009Chip with Multiple Clock and Voltage Domains 1 Multiple Clock and Voltage Domains for Chip Multi Processors December - 2009 Efraim Rotem Intel.

Dec-2009Chip with Multiple Clock and Voltage Domains 1 Multiple Clock and Voltage Domains for Chip Multi Processors December Efraim Rotem Intel.
University of Michigan Electrical Engineering and Computer Science University of Michigan Electrical Engineering and Computer Science August 20, 2009 Enabling.

University of Michigan Electrical Engineering and Computer Science University of Michigan Electrical Engineering and Computer Science August 20, 2009 Enabling.
Performance Comparison of Niagara, Xeon, and Itanium2 Daekyeong Moon

Performance Comparison of Niagara, Xeon, and Itanium2 Daekyeong Moon
Evaluating Non-deterministic Multi-threaded Commercial Workloads Computer Sciences Department University of Wisconsin—Madison

Evaluating Non-deterministic Multi-threaded Commercial Workloads Computer Sciences Department University of Wisconsin—Madison
Adaptive Cache Compression for High-Performance Processors Alaa R. Alameldeen and David A.Wood Computer Sciences Department, University of Wisconsin- Madison.

Adaptive Cache Compression for High-Performance Processors Alaa R. Alameldeen and David A.Wood Computer Sciences Department, University of Wisconsin- Madison.

Similar presentations

Ads by Google