How to Enforce Reproducibility with your Existing Intel ® Math Kernel Library Code Noah Clemons Technical Consulting Engineer Intel ® Developer Products.

Slides:



Advertisements
Similar presentations
Shared-Memory Model and Threads Intel Software College Introduction to Parallel Programming – Part 2.
Advertisements

1-1 Copyright Ó Oracle Corporation, All rights reserved. Full Notes Page for Preface Print or View Notes Pages (not Slides)
Intel Software College Tuning Threading Code with Intel® Thread Profiler for Explicit Threads.
For(int i = 1; i
Computer Science 1620 Math Library. Remember this program? suppose that I invest $25000 into a mutual fund that returns 8% per year. Write a program to.
1-1 Copyright Ó Oracle Corporation, All rights reserved. Full Notes Page for Preface Print or View Notes Pages (not Slides)
INTEL CONFIDENTIAL Threading for Performance with Intel® Threading Building Blocks Session:
Copyright© 2011, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners. Intel ® Software Development.
提升循环级并行 陈健2002/11 Copyright © 2002 Intel Corporation.
Software & Services Group, Developer Products Division Copyright© 2010, Intel Corporation. All rights reserved. *Other brands and names are the property.
Copyright  Oracle Corporation, All rights reserved. 1 Creating an Application: The AppBuilder for Java IDE.
Intel ® Xeon ® Processor E v2 Product Family Ivy Bridge Improvements *Other names and brands may be claimed as the property of others. FeatureXeon.
Software & Services Group, Developer Products Division Copyright© 2010, Intel Corporation. All rights reserved. *Other brands and names are the property.
Software and Services Group Optimization Notice Advancing HPC == advancing the business of software Rich Altmaier Director of Engineering Sept 1, 2011.
Software & Services Group Developer Products Division Copyright© 2013, Intel Corporation. All rights reserved. *Other brands and names are the property.
Grid Programming Environment (GPE) Grid Summer School, July 28, 2004 Ralf Ratering Intel - Parallel and Distributed Solutions Division (PDSD)
INTEL CONFIDENTIAL OpenMP for Task Decomposition Introduction to Parallel Programming – Part 8.
Copyright © 2006, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners Intel® Core™ Duo Processor.
INTEL CONFIDENTIAL Why Parallel? Why Now? Introduction to Parallel Programming – Part 1.
HEVC Commentary and a call for local temporal distortion metrics Mark Buxton - Intel Corporation.
A Move Toward Agile APM: Application Performance Management Frank Ober, Performance Engineer June 2012.
MIT Lincoln Laboratory XYZ 3/11/2005 VSIPL and SAR Performance on Multiple Generations of Intel® Processors Peter Carlston, Platform Architect,
Intel® Processor Architecture: Multi-core Overview Intel® Software College.
Intel  modular server building blocks ( built on Intel  Multi-Flex Technology ) Intel  modular server building blocks ( built on Intel  Multi-Flex.
INTEL CONFIDENTIAL Parallel Decomposition Methods Introduction to Parallel Programming – Part 2.
Getting Reproducible Results with Intel® MKL 11.0
 The processor number is one of several factors, along with processor brand, specific system configurations and system-level benchmarks, to be.
Software & Services Group, Developer Products Division Copyright © 2010, Intel Corporation. All rights reserved. *Other brands and names are the property.
INTEL CONFIDENTIAL Finding Parallelism Introduction to Parallel Programming – Part 3.
Tuning Python Applications Can Dramatically Increase Performance Vasilij Litvinov Software Engineer, Intel.
Programming Models using Windows* Threads Intel Software College.
Evaluation of a DAG with Intel® CnC Mark Hampton Software and Services Group CnC MIT July 27, 2010.
1 Intel® Many Integrated Core (Intel® MIC) Architecture MARC Program Status and Essentials to Programming the Intel ® Xeon ® Phi ™ Coprocessor (based on.
Computing Labs CL5 / CL6 Multi-/Many-Core Programming with Intel Xeon Phi Coprocessors Rogério Iope São Paulo State University (UNESP)
INTEL CONFIDENTIAL Predicting Parallel Performance Introduction to Parallel Programming – Part 10.
Enterprise Platforms & Services Division (EPSD) JBOD Update October, 2012 Intel Confidential Copyright © 2012, Intel Corporation. All rights reserved.
© Copyright 1992–2004 by Deitel & Associates, Inc. and Pearson Education Inc. All Rights Reserved. Functions (Recursion) Outline 5.13Recursion 5.14Example.
Copyright © 2002, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners
Introduction to OpenCL* Ohad Shacham Intel Software and Services Group Thanks to Elior Malul, Arik Narkis, and Doron Singer 1.
Intel Math Kernel Library (MKL) Clay P. Breshears, PhD Intel Software College NCSA Multi-core Workshop July 24, 2007.
 Copyright, HiPERiSM Consulting, LLC, George Delic, Ph.D. HiPERiSM Consulting, LLC (919) P.O. Box 569, Chapel Hill, NC.
Programs of the Intel® Education Initiative are funded by the Intel Foundation and Intel Corporation. Copyright © 2007, Intel Corporation. All rights reserved.
Performance Counters on Intel® Core™ 2 Duo Xeon® Processors Michael D’Mello
INTEL CONFIDENTIAL Shared Memory Considerations Introduction to Parallel Programming – Part 4.
Part 3.  What are the general types of parallelism that we already discussed?
Profiling Tools Introduction to Computer System, Fall (PPI, FDU) Vtune & GProfile.
Introdution to SSE or How to put your algorithms on steroids! Christian Kerl
Intel ISEF Educator Academy Intel ® Education Programs 2014 Intel ISEF Educator Academy Los Angeles, California Action Plan – Slovenia 1.
Intel® Education Up to Speed with Read With Me. Copyright © 2015 Intel Corporation. All rights reserved. Intel and the Intel logo are trademarks of Intel.
Template Library for Vector Loops A presentation of P0075 and P0076
CISC Machine Learning for Solving Systems Problems Presented by: Eunjung Park Dept of Computer & Information Sciences University of Delaware Solutions.
FFT Accelerator Project Rohit Prakash(2003CS10186) Anand Silodia(2003CS50210) Date : February 23,2007.
Tuning Threaded Code with Intel® Parallel Amplifier.
© Copyright Khronos Group, Page 1 Real-Time Shallow Water Simulation with OpenCL for CPUs Arnon Peleg, Adam Lake software, Intel OpenCL WG, The.
16 February 2011 Herbert Cornelius Intel. Copyright © 2011 Intel Corporation. All rights reserved. *Other brands and names are the property of their respective.
Intel® Many Integrated Core Architecture Software & Services Group, Developer Relations Division Copyright© 2011, Intel Corporation. All rights reserved.
KYC - Know your compiler Introduction to GCC
TLDK Transport Layer Development Kit
Overview of Computers and Programming
Brooklin J. Gore Senior Fellow May
Programming Languages
Scientific Computational Reproducibility
ე ვ ი ო Ш Е Т И О А С Д Ф К Ж З В Н М W Y U I O S D Z X C V B N M
What should we be teaching our computer science students?
Enabling TSO in OvS-DPDK
A Scalable Approach to Virtual Switching
Copyright © 2012, Elsevier Inc. All rights Reserved.
The University of Adelaide, School of Computer Science
The University of Adelaide, School of Computer Science
Presentation transcript:

How to Enforce Reproducibility with your Existing Intel ® Math Kernel Library Code Noah Clemons Technical Consulting Engineer Intel ® Developer Products Division

Copyright© 2012, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners. 3 Types of Non-Reproducibility in Intel ® Math Kernel Library Run to Run – same processor Runs between different Intel processors Runs between different IA-compabible processors 2

Copyright© 2012, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners. Example – Find out the best performing option from a pool of processors For the best option given a pool of computing resources in a grid setting, you may launch a simple program as follows #include int main(void) { int my_cbwr_branch; /* Find the available MKL_CBWR_BRANCH */ my_cbwr_branch = mkl_cbwr_get_auto_branch(); if (!mkl_cbwr_set(my_cbwr_branch)) { printf(“Error in setting branch. Aborting…\n”); return;} return my_cbwr_branch; } Examine all results and use mkl_cbwr_set( ) 3 The full list of options: COMPATIBLE3 SSE24 SSE35 SSSE36 SSE4_17 SSE4_28 AVX9 AVX210 For more information on Benchmarks and Optimization Notice go to