Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 4 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office:

Slides:



Advertisements
Similar presentations
Logic Gates.
Advertisements

Digital Logic Design Gate-Level Minimization
Lecture 6 More Logic Functions: NAND, NOR, XOR and XNOR
Other Gate Types COE 202 Digital Logic Design Dr. Aiman El-Maleh
Chapter3: Gate-Level Minimization Part 2
CS 121 Digital Logic Design
Lecture 5 EGRE 254 1/28/09. 2 Boolean algebra a.k.a. “switching algebra” –deals with Boolean values -- 0, 1 Positive-logic convention –analog voltages.
COE 202: Digital Logic Design Combinational Circuits Part 1
Morgan Kaufmann Publishers
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR, Parity Circuits, Comparators.
Chapter 2 Logic Circuits.
Module 8.  In Module 3, we have learned about Exclusive OR (XOR) gate.  Boolean Expression AB’ + A’B = Y also A  B = Y  Logic Gate  Truth table ABY.
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
Boolean Algebra and Logic Gates
EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 4 Technology.
Computer Engineering (Logic Circuits) (Karnaugh Map)
COE 202: Digital Logic Design Combinational Circuits Part 1
1 Why study Boolean Algebra? 4 It is highly desirable to find the simplest circuit implementation (logic) with the smallest number of gates or wires. We.
1 Logic Gates Digital Computer Logic Kashif Bashir WWW:
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
CS 151: Introduction to Digital Design Chapter 2-9 Exclusive-OR Gates.
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 4: Other Gates.
Ahmad Almulhem, KFUPM 2009 COE 202: Digital Logic Design Combinational Logic Part 2 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
Logic Gates. Outline  Logic Gates  The Inverter  The AND Gate  The OR Gate  The NAND Gate  The NOR Gate  The XOR Gate  The XNOR Gate  Drawing.
Logic Gates Shashidhara H S Dept. of ISE MSRIT. Basic Logic Design and Boolean Algebra GATES = basic digital building blocks which correspond to and perform.
Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.
LOGIC CIRCUIT IMPLEMENTATION
Chapter 3 Gate-Level Minimization
Gate-Level Minimization
Gate-level Minimization
Chapter 3 Gate-level Minimization. 3-7 NAND and NOR Implementation Digital circuits are frequently constructed with NAND or NOR gates rather than with.
CH51 Chapter 5 Combinational Logic By Taweesak Reungpeerakul.
COE 202: Digital Logic Design Combinational Logic Part 4
TUTORIAL CHAPTER 3 GATE_LEVEL MINIMIZATION PART 2 TA. Arwa Al Saad. 9 November 2013.
CS 1110 Digital Logic Design
Logic Gates. The Inverter The inverter (NOT circuit) performs the operation called inversion or complementation. Standard logic symbols: 1 1 input output.
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
CS 121 Digital Logic Design Gate-Level Minimization Chapter 3.
KFUPM COE 202: Digital Logic Design Combinational Logic Part 1 Courtesy of Dr. Ahmad Almulhem.
Karnaugh Maps (K-Maps)
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 2 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
1 Lect # 2 Boolean Algebra and Logic Gates Boolean algebra defines rules for manipulating symbolic binary logic expressions. –a symbolic binary logic expression.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
Ahmad Almulhem, KFUPM 2009 COE 202: Digital Logic Design Combinational Logic Part 1 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
Combinational Logic: Other Gate Types
President UniversityErwin SitompulDigital Systems 4/1 Lecture 4 Digital Systems Dr.-Ing. Erwin Sitompul President University
Chapter 33 Basic Logic Gates. Objectives After completing this chapter, you will be able to: –Identify and explain the function of the basic logic gates.
Dr. Nermin Hamza. x · y = y · x x + y = y + x x · (y · z) = (x · y) · z x + (y + z) = (x + y) + z x · (y + z) = (x · y) + (x · z) x + (y · z) = (x + y)
CSE 461. Binary Logic Binary logic consists of binary variables and logical operations. Variables are designated by letters such as A, B, C, x, y, z etc.
Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.
CHAPTER 2 Boolean algebra and Logic gates
Chapter 5 Combinational Logic 组合逻辑
Eng. Mai Z. Alyazji October, 2016
CS2100 Computer Organisation
CS 105 Digital Logic Design
Introduction to Logic Gates
Princess Sumaya University
Basic Digital Logic Basic Gates
Boolean Algebra.
Boolean Algebra & Logic Circuits
Universal gates.
SCO I: Algebra Logică 2 Combinational Logic Circuits
King Fahd University of Petroleum and Minerals
Logic Gates.
Overview Part 3 – Additional Gates and Circuits 2-8 Other Gate Types
Logic Gates.
Digital Logic Chapter-2
Digital Logic Chapter-2
Digital Logic Design Basics Combinational Circuits Sequential Circuits.
Circuit Simplification and
Presentation transcript:

Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 4 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Objectives Other Gate Types NAND NOR More Gates Types XOR XNOR Ahmad Almulhem, KFUPM 2010

More Gates: NAND - NOR Sometimes it is desirable to build circuits using NAND gates only or NOR gates only X Y Z X Y Z F = (XY)’ F = (X+Y)’ XYZ=(X+Y)’ XYZ=(XY)’ NAND NOR Ahmad Almulhem, KFUPM 2010

NAND Gate is Universal Therefore, we can build all functions we learned so far using NAND gates ONLY (Exercise: Prove that NOT can be built with NAND) NAND is a UNIVERSAL gate Ahmad Almulhem, KFUPM 2010 NOT XX’ AND X Y XY X Y OR X Y X+Y X Y X X

Graphic Symbols for NAND Gate Two equivalent graphic symbols or shapes for the SAME function (XYZ)’ AND-NOT X Y Z X’+Y’+Z’ = (XYZ)’ NOT-OR X Y Z Ahmad Almulhem, KFUPM 2010 AND-NOT = NOT-OR

Implementation using NANDs Example: Consider F = AB + CD F B A D C F B A D C NAND F B A D C Proof: F = ((AB)’.(CD)’)’ = ((AB)’)’ + ((CD)’)’ = AB + CD Ahmad Almulhem, KFUPM 2010

Implementation using NANDs Consider F =Σm(1,2,3,4,5,7) – Implement using NAND gates YZ X Y=1 Z=1 X=1 F(X,Y) = Z+XY’+X’Y F Y’ X Y X’ Z F Y’ X Y X’ Z’ Ahmad Almulhem, KFUPM 2010

Rules for 2-Level NAND Implementations 1.Simplify the function and express it in sum-of- products form 2.Draw a NAND gate for each product term (with 2 literals or more) 3.Draw a single NAND gate at the 2 nd level (in place of the OR gate) 4.A term with single literal requires a NOT What about multi-level circuits? Ahmad Almulhem, KFUPM 2010

NOR Gate is Universal Therefore, we can build all functions we learned so far using NOR gates ONLY (Exercise: Prove that NOT can be built with NOR) NOR is a UNIVERSAL gate Ahmad Almulhem, KFUPM 2010 NOT XX’ AND X Y XY OR X Y X+Y X’ X Y (X+Y)’’ = X+Y X Y (X’+Y’)’ = XY X X

Graphic Symbols for NOR Gate Two equivalent graphic symbols or shapes for the SAME function (X’Y’Z’)=(X+Y+Z)’ NOT-AND X Y Z (X+Y+Z)’ OR-NOT X Y Z Ahmad Almulhem, KFUPM 2010 OR-NOT = NOT-AND

Implementation using NOR gates Consider F = (A+B)(C+D)E F B A D C E F B A D C E’ NOR Ahmad Almulhem, KFUPM 2010

Implementation using NOR gates Consider F =Σm(1,2,3,5,7) – Implement using NOR gates YZ X Y=1 Z=1 X=1 F’(X,Y) = Y’Z’+XZ’, or F(X,Y) = (Y+Z)(X’+Z) F Z X’ Z Y F Z Z Y Ahmad Almulhem, KFUPM 2010

Rules for 2-Level NOR Implementations 1.Simplify the function and express it in product of sums form 2.Draw a NOR gate (using OR-NOT symbol) for each sum term (with 2 literals or more) 3.Draw a single NOR gate (using NOT-AND symbol) the 2 nd level (in place of the AND gate) 4.A term with single literal requires a NOT What about multi-level circuits? Ahmad Almulhem, KFUPM 2010

More Gates: XOR - XNOR X Y Z F = XY + X’Y’ = (X  Y)’ = X  Y = X Y XY Z=X  Y XY Z=(X  Y)’ X Y Z F = X’Y + XY’ = X  Y Exclusive OR (XOR) Exclusive NOR (XNOR) Ahmad Almulhem, KFUPM 2010 Different symbols for XNOR

XOR/XNOR Properties X  0 = X X  0 = X’ X  1 = X’X  1 = X X  X = 0X  X = 1 X  X’ = 1X  X’ = 0 X  Y’ = X’  Y = (X  Y)’ = X  Y X  Y = X’  Y’ (same with XNOR) X  Y = Y  X (commutative, same with XNOR) X  (Y  Z) = (X  Y)  Z (associative, same with XNOR) Ahmad Almulhem, KFUPM 2010

Odd Parity Function The XOR of an n-input function: F = X  Y  Z is equal to 1 if and only if an odd number of variables of the function have a value of 1 XYZF The Exclusive OR of a function acts as an ODD detector. It is 1 only if the number of 1’s in the input is odd. XYXY Z Ahmad Almulhem, KFUPM 2010

Odd Parity Function Ahmad Almulhem, KFUPM Input XOR = 4-input odd parity checker

Even Parity function Is equal to 1 if and only if the total number of 1’s in the input is an even number Obtained by placing an inverter in front of the odd function XYXY Z Ahmad Almulhem, KFUPM 2010 XYZF

Conclusion The universal gates NAND and NOR c an implement any Boolean expression NAND gates (2-level SOP) NOR gates (2-level POS) XOR and OR gates Ahmad Almulhem, KFUPM 2010