Handling Mixed-Criticality in SoC- based Real-Time Embedded Systems Rodolfo Pellizzoni, Patrick Meredith, Min-Young Nam, Mu Sun, Marco Caccamo, Lui Sha.

Slides:



Advertisements
Similar presentations
Network II.5 simulator ..
Advertisements

Operating Systems Components of OS
Making the System Operational
Construction process lasts until coding and testing is completed consists of design and implementation reasons for this phase –analysis model is not sufficiently.
The System-Level Simplex Architecture Stanley Bak Olugbemiga Adekunle Deepti Kumar Chivukula Mu Sun Marco Caccamo Lui Sha.
ECE 720T5 Fall 2011 Cyber-Physical Systems Rodolfo Pellizzoni.
Department of Computer Science and Engineering University of Washington Brian N. Bershad, Stefan Savage, Przemyslaw Pardyak, Emin Gun Sirer, Marc E. Fiuczynski,
ECE 720T5 Fall 2012 Cyber-Physical Systems Rodolfo Pellizzoni.
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
Towards Target-Level Testing and Debugging Tools For Embedded Software Harry Koehnemann, Arizona State University Dr. Timothy Lindquist, Arizona State.
Model for Supporting High Integrity and Fault Tolerance Brian Dobbing, Aonix Europe Ltd Chief Technical Consultant.
Event Driven Real-Time Programming CHESS Review University of California, Berkeley, USA May 10, 2004 Arkadeb Ghosal Joint work with Marco A. Sanvido, Christoph.
Page 1 Building Reliable Component-based Systems Chapter 13 -Components in Real-Time Systems Chapter 13 Components in Real-Time Systems.
Architecture Modeling and Analysis for Embedded Systems Oleg Sokolsky CIS700 Fall 2005.
© ABB Group Jun-15 Evaluation of Real-Time Operating Systems for Xilinx MicroBlaze CPU Anders Rönnholm.
Extensibility, Safety and Performance in the SPIN Operating System Brian Bershad, Stefan Savage, Przemyslaw Pardyak, Emin Gun Sirer, Marc E. Fiuczynski,
Application architectures
Ritu Varma Roshanak Roshandel Manu Prasanna
REAL-TIME SOFTWARE SYSTEMS DEVELOPMENT Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
Courseware Basics of Real-Time Scheduling Jan Madsen Informatics and Mathematical Modelling Technical University of Denmark Richard Petersens Plads, Building.
Real-Time Kernels and Operating Systems. Operating System: Software that coordinates multiple tasks in processor, including peripheral interfacing Types.
An Agent-Oriented Approach to the Integration of Information Sources Michael Christoffel Institute for Program Structures and Data Organization, University.
Dynamic Reconfiguration of Component-based Real-time Software Words February 2005 Sedona, Arizona, USA Andreas Rasche, Andreas Polze and Martin.
November 18, 2004 Embedded System Design Flow Arkadeb Ghosal Alessandro Pinto Daniele Gasperini Alberto Sangiovanni-Vincentelli
By Group: Ghassan Abdo Rayyashi Anas to’meh Supervised by Dr. Lo’ai Tawalbeh.
CprE 458/558: Real-Time Systems
HW/SW Co-Synthesis of Dynamically Reconfigurable Embedded Systems HW/SW Partitioning and Scheduling Algorithms.
Copyright Arshi Khan1 System Programming Instructor Arshi Khan.
EMBEDDED SOFTWARE Team victorious Team Victorious.
Application architectures
1 A survey on Reconfigurable Computing for Signal Processing Applications Anne Pratoomtong Spring2002.
The Design and Performance of A Real-Time CORBA Scheduling Service Christopher Gill, David Levine, Douglas Schmidt.
On-Chip Control Flow Integrity Check for Real Time Embedded Systems Fardin Abdi Taghi Abad, Joel Van Der Woude, Yi Lu, Stanley Bak, Marco Caccamo, Lui.
MultiPARTES Towards Model-Driven Engineering for Mixed- Criticality Systems: MultiPARTES Approach A. Alonso, C. Jouvray, S. Trujillo, M.A. de Miguel, C.
©Ian Sommerville 2004Software Engineering, 7th edition. Chapter 13 Slide 1 Application architectures.
Real-Time Software Design Yonsei University 2 nd Semester, 2014 Sanghyun Park.
REAL-TIME SOFTWARE SYSTEMS DEVELOPMENT Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
ECE 720T5 Winter 2014 Cyber-Physical Systems Rodolfo Pellizzoni.
Rodolfo Pellizzoni, Patrick Meredith, Marco Caccamo and Grigore Roşu Department of Computer Science University of Illinois at Urbana-Champaign Hardware.
Tufts Wireless Laboratory School Of Engineering Tufts University “Network QoS Management in Cyber-Physical Systems” Nicole Ng 9/16/20151 by Feng Xia, Longhua.
Operating Systems CS3502 Fall 2014 Dr. Jose M. Garrido
Eric Keller, Evan Green Princeton University PRESTO /22/08 Virtualizing the Data Plane Through Source Code Merging.
Three fundamental concepts in computer security: Reference Monitors: An access control concept that refers to an abstract machine that mediates all accesses.
Multicore In Real-Time Systems – Temporal Isolation Challenges Due To Shared Resources Ondřej Kotaba, Jan Nowotsch, Michael Paulitsch, Stefan.
Advanced Computer Architecture 0 Lecture # 1 Introduction by Husnain Sherazi.
Real-Time Operating Systems for Embedded Computing 李姿宜 R ,06,10.
F. Gharsalli, S. Meftali, F. Rousseau, A.A. Jerraya TIMA laboratory 46 avenue Felix Viallet Grenoble Cedex - France Embedded Memory Wrapper Generation.
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Memory: Relocation.
REAL-TIME SOFTWARE SYSTEMS DEVELOPMENT Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
EXTENSIBILITY, SAFETY AND PERFORMANCE IN THE SPIN OPERATING SYSTEM
Modes of transfer in computer
6. A PPLICATION MAPPING 6.3 HW/SW partitioning 6.4 Mapping to heterogeneous multi-processors 1 6. Application mapping (part 2)
Laboratory of Model Driven Engineering for Embedded Systems An Execution Framework for MARTE-based Models UML&AADL’2008 workshop Belfast, Northern Ireland.
Gedae, Inc. Gedae: Auto Coding to a Virtual Machine Authors: William I. Lundgren, Kerry B. Barnes, James W. Steed HPEC 2004.
Constraints Assisted Modeling and Validation Presented in CS294-5 (Spring 2007) Thomas Huining Feng Based on: [1]Constraints Assisted Modeling and Validation.
Static WCET Analysis vs. Measurement: What is the Right Way to Assess Real-Time Task Timing? Worst Case Execution Time Prediction by Static Program Analysis.
Lecture 13.  Failure mode: when team understands requirements but is unable to meet them.  To ensure that you are building the right system Continually.
Platform Abstraction Group 3. Question How to deal with different types hardware and software platforms? What detail to expose to the programmer? What.
What’s Ahead for Embedded Software? (Wed) Gilsoo Kim
Chapter 1 Basic Concepts of Operating Systems Introduction Software A program is a sequence of instructions that enables the computer to carry.
Chapter 5: MULTIMEDIA DATABASE MANAGEMENT SYSTEM ARCHITECTURE BIT 3193 MULTIMEDIA DATABASE.
CS533 Concepts of Operating Systems Jonathan Walpole.
Task Mapping and Partition Allocation for Mixed-Criticality Real-Time Systems Domițian Tămaș-Selicean and Paul Pop Technical University of Denmark.
Software Systems Division (TEC-SW) ASSERT process & toolchain Maxime Perrotin, ESA.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Decisive Themes, July, JL-1 ARTEMIS Decisive Theme for Integrasys Pedro A. Ruiz Integrasys July, 2011.
Real-Time Operating Systems RTOS For Embedded systems.
 Operating system.  Functions and components of OS.  Types of OS.  Process and a program.  Real time operating system (RTOS).
REAL-TIME OPERATING SYSTEMS
Shanna-Shaye Forbes Ben Lickly Man-Kit Leung
Presentation transcript:

Handling Mixed-Criticality in SoC- based Real-Time Embedded Systems Rodolfo Pellizzoni, Patrick Meredith, Min-Young Nam, Mu Sun, Marco Caccamo, Lui Sha Presented by Rafael Olaechea 1

Platform Based Design for Safety Critical Systems Platform-Based Design of Embedded Systems – Reuse of a set of libraries and components – Automatic Generation of implementation – Help perform model checking on generated systems 2

Platform Based Design for Safety Critical Systems Platform-Based Design of Embedded Systems – Reuse of a set of libraries and components – Automatic Generation of implementation – Help perform model checking on generated systems But Safety Critical Systems have special needs – Isolation of safety critical from non-safety critical processes – Ensures isolation at runtime 3

Architecture Description Language Specifies logical functionality and requirements – Processes Computation (Period, Deadline, Execution) Communication Requests (number of frames, and deadline) 4

Architecture Description Language Specifies logical functionality and requirements – Processes Computation (Period, Deadline, Execution) Communication Requests (number of frames, and deadline) Specifies Hardware Platform – Processor – Memory – Bus 5

Enforcing Safety of low criticality tasks Based on AADL specified requirements – Functional Certificate Runtime Monitoring of Events – Example with Programmer and Pacer interface – Timing Certificate Ensuring Communication and computation bounds 6

Pacemaker Platform 7

Timing Constraints will be enforced by process scheduler 8

Wrappers Enforcing Communication Safety Bus Safety – A timeslot is assigned to each process – Hardware wrapper prevents data being sent if frame is not for the process 9

Wrappers Enforcing Communication Safety 10

Wrappers Enforcing Communication Safety 11

Wrappers Enforcing Communication Safety 12

Runtime Monitoring of tasks Task (HW or CPU) Event Specification Corrective Action or Disabling of Action 13

Runtime Monitoring of tasks Task (HW or CPU) Event Specification Corrective Action or Disabling of Action Specification Logic: 14

Runtime Monitoring of tasks Task (HW or CPU) Event Specification Corrective Action or Disabling of Action Specification Logic: Extended Regular Expressions Past Time Linear Temporal Logic 15

Runtime Monitoring of tasks Task (HW or CPU) Event Specification Corrective Action or Disabling of Action Specification Logic: Extended Regular Expressions Past Time Linear Temporal Logic Symbolic names for queues and read/writes 16

Programmer Process updating heartbeat rate Programmer process will update parameters based on RF module input 17

Programmer Process updating heartbeat rate Programmer process will update parameters based on RF module input But Pacer and Rate Adapter are more critical 18

Programmer Process updating heartbeat rate parameters Programmer process will update parameters based on RF module input But Pacer and Rate Adapter are more critical 19

Programmer Process updating heartbeat rate parameters Programmer Rate Adapter Pacer Parameter + Check 20

Programmer Process updating heartbeat rate parameters Programmer Rate Adapter Pacer Parameter + Check Success 21

Programmer Process updating heartbeat rate parameters Programmer Rate Adapter Pacer Parameter + Check Success Parameter + Check Success 22

Programmer Process updating heartbeat rate parameters Programmer Rate Adapter Pacer Parameter + Check Success Parameter + Check Success Commit 23

Programmer Process updating heartbeat rate parameters Programmer Rate Adapter Pacer Parameter + Check Success Parameter + Check Success Commit But Programmer could fail after one commit causing discomfort to patient 24

Solution: Extract the commits logic into the certified monitors Events are specified in terms of values read/writes to/from symbolic queues 25

Solution: Extract the commits logic into the certified monitors Monitor sends the commit commands once success are received 26

Solution: Extract the commits logic into the certified monitors Prevent Programmer from sending commits or checks before receiving an answer 27

Programmer Process updating heartbeat rate parameters Programmer Rate Adapter Pacer Parameter + Check Success Parameter + Check Success Monitor Commit 28

Platform controlling Battery life 29

Schedule Generation and Timing Isolation Communication Requests – Periodic task to be assigned to the communication bus Computation Requests – Periodic task to its processor Earliest Deadline Schedule Generated – Statically for hyper-period 30

Schedule Generation and Timing Isolation Rate Data and SignalBuffer write are part of the communication infrastructure processor 31

Conclusions Helps combining low and high criticality tasks – Low Priority task safe behavior enforced Timing Logically Model tasks requirements on AADL – Computation – Communication – Generate Safe Schedules 32