CLIC and ILC Power Distribution and Power Pulsing Workshop Summary Document 10/5/2011G. Blanchot1.

Slides:



Advertisements
Similar presentations
Commercial IFOGs.
Advertisements

Chapter 7 Operational-Amplifier and its Applications
Impedance Matching (2). Outline Three Element Matching – Motivation – Pi Network – T Network Low Q or Wideband Matching Network Impedance Matching on.
DC/DC Switching Power Converter with Radiation Hardened Digital Control Based on SRAM FPGAs F. Baronti 1, P.C. Adell 2, W.T. Holman 2, R.D. Schrimpf 2,
1. Output signal alternates between on and off within specified period Controls power received by a device The voltage seen by the load is directly proportional.
A NOVEL EFFICIENT STAND- ALONE PHOTOVOLTAIC DC VILLAGE ELECTRICITY SCHEME A.M. Sharaf, SM IEEE, and Liang Yang Department of Electrical and Computer Engineering.
1 Dr. Un-ki Yang Particle Physics Group or Shuster 5.15 Amplifiers and Feedback 1.
V Input V Output Kelvin Monitor Points Input power +12 volts Output / Test Load Carrier Board Plug In Card ASIC Chips Load Keep Short Leads Cable Yale.
Understanding Power Supply Basics and Terminology
Lecture 9, Slide 1EECS40, Fall 2004Prof. White Lecture #9 OUTLINE –Transient response of 1 st -order circuits –Application: modeling of digital logic gate.
DC-DC Fundamentals 1.1 An Introduction
POWER SUPPILES LECTURE 20.
Energy Harvesting Multi-source Demoboard with Transducers (DC2080A) Brian Shaffer Applications Manager Boston Design Center Linear Technology Corporation.
Control & Monitoring of DC-DC Buck Converters Satish Dhawan Yale University Power Distribution Working Group Meeting- Tuesday 24 February 2009 ATLAS Upgrade.
Low Noise Dc to DC Converters for the sLHC Experiments Low Noise Dc to DC Converters for the sLHC Experiments TWEPP 2010 Aachen, Germany 21/9/2010 TWEPP.
ACES Workshop 3-4 March, 2009 W. Dabrowski Serial power circuitry in the ABC-Next and FE-I4 chips W. Dabrowski Faculty of Physics and Applied Computer.
Embedded Systems Power Supply. Consideration Voltage – Output voltage – In put voltage Current Ripple Power Consumption Isolation Interference Protection.
Chapter 22 Alternating-Current Circuits and Machines.
LDO characterization Laura Gonella Pjysikalisches Institut Uni Bonn.
Electromagnetic Compatibility of a DC Power Distribution System for the ATLAS Liquid Argon Calorimeter G. BLANCHOT CERN, CH-1211 Geneva 23, Switzerland.
DC/DC Converter with Transparent Electronics for application on Photovoltaic Panels Romano Torres 19th July Supervisor: Vitor Grade Tavares Second.
Switched capacitor DC-DC converter ASICs for the upgraded LHC trackers M. Bochenek 1,2, W. Dąbrowski 2, F. Faccio 1, S. Michelis 1 1. CERN, Conseil Européen.
Pulsed power poster introduction Cristián Fuentes 19/09/ > CERN DCDC converters group with F. Faccio and G. Blanchot March.
F. Arteche, C. Esteban Instituto Tecnológico de Aragón D. Moya, I. Vila, A. L. Virto, A. Ruiz Instituto de Física de Cantabria Powering requirements and.
Tesla’s Alternating Current Dr. Bill Pezzaglia Updated 2014Mar10.
MAGNETO OPTICAL CURRENT TRANSFORMER Presented By: Shivankit Bansal Final Year Electrical Deptt.
Lecture # 12&13 SWITCHING-MODE POWER SUPPLIES
Laura Gonella ATLAS-CMS Power Working Group, 08/02/2011
Front End Circuit.. CZT FRONT END ELECTRONICS INTERFACE CZTASIC FRONT END ELECTRONICS TO PROCESSING ELECTRONICS -500 V BIAS+/-2V +/-15V I/O signal.
Laura Gonella – University of Bonn – 27/09/20111 The Shunt-LDO regulator for powering the upgraded ATLAS pixel detector Laura Gonella University of Bonn.
Power Distribution Existing Systems Power in the trackers Power in the calorimeters Need for changes.
Work Package 3 On-detector Power Management Schemes ESR Michal Bochenek ACEOLE Twelve Month Meeting 1st October 2009 WPL Jan Kaplon.
Instrumentation & Power Electronics
20 Mar 2007ACES workshop -- Switched Capacitors -- M. Garcia-Sciveres1 Switched Capacitor DC-DC converters Peter Denes, Bob Ely, Maurice Garcia-Sciveres.
1 Vertex-detector power pulsing CLIC Detector and Physics Collaboration Meeting, 02/10/2013 Cristian Alejandro Fuentes Rojas, PH-ESE-FE,
1 10 th October 2007Luciano Musa Considerations on readout plane IC Area (die size) 1-2 mm 2 /channel Shaping amplifier 0.2 mm 2 ADC0.6 mm 2 (estimate)
The Design of an Electronic Bicycle Monitor (EBM) Team P118: Gary Berglund Andrew Gardner Emrys Maier Ammar Mohammad.
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
System implementation of a power distribution scheme based on DC-DC converters F.Faccio, G.Blanchot, S.Michelis, C.Fuentes, B.Allongue, S.Orlandi CERN.
ASIC Activities for the PANDA GSI Peter Wieczorek.
Compilation of Dis-/Advantages of DC-DC Conversion Schemes Power Task Force Meeting December 16 th, 2008 Katja Klein 1. Physikalisches Institut B RWTH.
A complete DC/DC converter ASIC for LHC upgrades S. Michelis, F. Faccio, G. Blanchot, I. Troyano CERN PH-ESE S.Saggini University of Udine, Italy Twepp.
Shunt-LDO testing Laura Gonella, M. Barbero, H. Krueger 21/02/2010.
Preliminary conducted noise test results for LV power supplies Bruno Allongue CERN-PH-ESS Fernando Arteche Imperial College – CERN 21 January 2005.
Virtual Resistance Line conditioner Block Diagram:
Upgrade of the TileCAL LVPS System Gary Drake Argonne National Laboratory, USA In Collaboration with The University of Chicago CERN Feb. 25, 2009 ATLAS.
JUN 2011 P o w e r i n g Y o u r S u c c e s s Designing Charge Pump Based Converters.
1 PEBB-based Power Electronic Systems to Support MVDC Studies Herbert L. Ginn III, Mississippi State University.
Serial powering for pixels F. Hügging, D. Arutinov, M. Barbero, A. Eyring, L. Gonella, M. Karagounis, H. Krüger, N. Wermes SLHC-PP Annual Meeting, CIEMAT,
J.PRAKASH.  The term power quality means different things to different people.  Power quality is the interaction of electronic equipment within the.
3/FEB/2015G. Blanchot, F. Faccio, S. Michelis1 FEASTMP DCDC Converters G. Blanchot On behalf of the PH-ESE Power Project Team.
Different Types of Voltage Regulators with Working Principle.
PADME Front-End Electronics
Diode Circuits and DC Power Supply
Integrated Shunt-LDO Regulator for FE-I4
Common Base and Common Collector Amplifiers
Electronic Devices Ninth Edition Floyd Chapter 17.
DC-DC PWM Converters Lecture Note 5.
Constant current charging circuit for power pulsing
Principles & Applications
Novel Powering Schemes
Advantages & Disadvantages of DC-DC Conversion Schemes
Compilation of Dis-/Advantages of DC-DC Conversion Schemes
Generators and Transformers
Readout Electronics for Pixel Sensors
Analog Senior Projects 2019
FAN3180 Single 2-A Gate Driver with 3.3-V 15-mA LDO
Readout Electronics for Pixel Sensors
Drive Module System Solution
Computer Fundamentals
Presentation transcript:

CLIC and ILC Power Distribution and Power Pulsing Workshop Summary Document 10/5/2011G. Blanchot1

Outline 10/5/2011G. Blanchot2  Defining “Power Pulsing”.  Power Pulsing Challenges (Marc).  Main Schemes that were presented.  How to test / What to test.

Power Pulsing Definition 10/5/2011G. Blanchot3 VIN FRONT END ASIC ENABLE 1 Analog Digital Configuration Registers ENABLE 2  Enable/Disable of internal functions of FE ASICs to reduce current consumption.  Analog and Digital Functions can be enabled independently.  Configuration registers are always powered to avoid reconfigurations.  Enable signals can be daisy chained for sequencing several ASICs. ENABLE NEXT ASIC

Challenges for Power Pulsing at ILC and CLIC 10/5/2011G. Blanchot4 Mechanical system issues - Mechanical stress due to Lorentz forces - Resonant vibration of wire-bonds Electrical system issues - induced voltage due to cable inductance (and IR drops) - Electromagnetic interference Other - severe mass constraints and lack of space for near chip and near module charge storage - severe mass constraints and lack of space for near module regulators and DC- DC converters - radiation effects on electronics

Main Schemes in Power Pulsing 10/5/2011G. Blanchot5  With DC to DC Converters  With LDO regulators and BestCaps/SuperCaps.  Constant current source and storage caps + LDO/DCDC  In serial powering configuration.

Main Schemes in Power Pulsing 10/5/2011G. Blanchot6  With DC to DC Converters VIN VOUT VIN is constant IIN < IOUT, it follows the load current variations. VOUT is constant, independently of the load current. VOUT < VIN DC/DC VIN ENABLE ASIC  ENABLE function implemented at FE ASIC  Turn on/off times of FE Power Pulsed Function Blocks.  DCDC follows the load current variations.

Main Schemes in Power Pulsing 10/5/2011G. Blanchot7  With Regulators VIN VOUT VIN is constant IIN =, no peak current at input. VOUT is constant, independently of the load current. VOUT < VIN LDO VIN ENABLE ASIC  ENABLE function implemented at FE ASIC  Turn on/off times of FE Power Pulsed Function Blocks.  The LDO is unable to deliver the peak current.  The transient charge is delivered by a storage capacitor

Main Schemes in Power Pulsing 10/5/2011G. Blanchot8  With constant current source VIN VOUT Regulated IDC VOUT is constant, independently of the load current. VOUT < VIN LDO or DCDC VIN ENABLE ASIC  Keep input current low and stable, energy in first storage cap  LDO or DCDC to deliver FE voltage with power peak capability  Eventually with output storage cap?

Main Schemes in Power Pulsing 10/5/2011G. Blanchot9  Serial Powering VIN = N x VDD VOUT is constant, independently of the load current. VOUT < VIN VIN+ ENABLE ASIC 1  High Voltage on VIN, constant current, shunt regulators.  Load current variations regulated by shunt regulator in ASICs  Does not lead to reduced power: the current is just shunted in a resistor.  Combination with storage caps might be considered. VIN- ASIC N VIN+ VIN- ENABLE

Testing 10/5/2011G. Blanchot10  Lab condition testing using active loads instead of detectors  DCDC dynamic behavior with peak transient currents  Dynamic studies of LDO/BestCap behavior.  Optimized configurations can after that be tested on real setups.  What are the real setups available for these tests?