Two-dimensional fiber array with integrated topology for short-distance optical interconnections Makoto Naruse 1),2), Alvaro Cassinelli 3), and Masatoshi.

Slides:



Advertisements
Similar presentations
Fault-Tolerant Network-Interface for Spatial Division Multiplexing Based Network-on-Chip By Anup Das.
Advertisements

Super computers Parallel Processing By: Lecturer \ Aisha Dawood.
Wavelength-Routing Switch Fabric Patrick Chiang, Hossein Kakvand, Milind Kopikare, Uma Krishnamoorthy, Paulina Kuo, Pablo Molinero-Fernández Stanford University.
Houshmand Shirani-mehr 1,2, Tinoosh Mohsenin 3, Bevan Baas 1 1 VCL Computation Lab, ECE Department, UC Davis 2 Intel Corporation, Folsom, CA 3 University.
Dec.5, 2003 Globecom’03 Workshop W-2 K. Kitayama, Japan Research project on Optical burst switching network -Supported by Telecomunications Advancement.
Routing Permutation in the Baseline Network and in the Omega Network Student : Tzu-hung Chen 陳子鴻 Advisor : Chiuyuan Chen Department of Applied Mathematics.
Taxanomy of parallel machines. Taxonomy of parallel machines Memory – Shared mem. – Distributed mem. Control – SIMD – MIMD.
CMOS Compatible Integrated Dielectric Optical Waveguide Coupler and Fabrication Jeong-Min Lee High-Speed.
Parallel Architectures: Topologies Heiko Schröder, 2003.
Parallel Architectures: Topologies Heiko Schröder, 2003.
CSCI 8150 Advanced Computer Architecture Hwang, Chapter 2 Program and Network Properties 2.4 System Interconnect Architectures.
Data and Computer Communications
1 Performance Results The following are some graphical performance results out of the literature for different ATM switch designs and configurations For.
Interconnection Network PRAM Model is too simple Physically, PEs communicate through the network (either buses or switching networks) Cost depends on network.
CSCI 4440 / 8446 Parallel Computing Three Sorting Algorithms.
7. Fault Tolerance Through Dynamic or Standby Redundancy 7.6 Reconfiguration in Multiprocessors Focused on permanent and transient faults detection. Three.
Agilent Technologies Optical Interconnects & Networks Department Photonic Crystals in Optical Communications Mihail M. Sigalas Agilent Laboratories, Palo.
Optoelectronic Multi-Chip Module Demonstrator System Jason D. Bakos Donald M. Chiarulli, Steven P. Levitan University of Pittsburgh, USA.
Data and Computer Communications
Chapter 5 Array Processors. Introduction  Major characteristics of SIMD architectures –A single processor(CP) –Synchronous array processors(PEs) –Data-parallel.
High-Speed Circuits & Systems Laboratory Electronic Circuits for Optical Systems : Transimpedance Amplifier (TIA) Jin-Sung Youn
Interconnect Network Topologies
Timothy P. Kurzweg, Allon Guez, and Shubham K. Bhat Drexel University Department of Electrical.
Interconnect Networks
Stage-Distributed Time-Division Permutation Routing in a Multistage Optically Interconnected Switching Fabric Alvaro Cassinelli (1), Makoto Naruse (2),
Nanophotonics Prof. Albert Polman Center for Nanophotonics FOM-Institute AMOLF, Amsterdam Debye Institute, Utrecht University.
WELCOME. HIGH SPEED SMART PIXEL ARRAYS Guided by, Presenting by, Mr. RANJITH.CSHAHID.C &ROLL NO: 63 Ms. KAVYA.K.MREG. NO: CTAHEEC130.
Optical Link Budget ECE 4006 Gb Ethernet Optoelectronic Links.
A guided wave approach to plane-to-plane optical interconnects for multistage networks and multiprocessor computers Alvaro Cassinelli*, Makoto Naruse*,
Lecture 12: Parallel Sorting Shantanu Dutt ECE Dept. UIC.
McGill Photonic Systems Group Andrew Kirk Micro and nano-optics Optical interconnects Applications of MEMS Lawrence Chen Optical.
CSE Advanced Computer Architecture Week-11 April 1, 2004 engr.smu.edu/~rewini/8383.
Reconfigurable optical interconnections using multi-permutation-integrated fiber modules JSAP conference, 27 March 2003 Alvaro Cassinelli *, Makoto Naruse.
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Parallel Programming in C with MPI and OpenMP Michael J. Quinn.
Course Wrap-Up Miodrag Bolic CEG4136. What was covered Interconnection network topologies and performance Shared-memory architectures Message passing.
1 Dynamic Interconnection Networks Miodrag Bolic.
Tinoosh Mohsenin and Bevan M. Baas VLSI Computation Lab, ECE Department University of California, Davis Split-Row: A Reduced Complexity, High Throughput.
Ishikawa Laboratory UNIVERSITY OF TOKYO Stage-Distributed Time- Division Permutation.
Switches and indirect networks Computer Architecture AMANO, Hideharu Textbook pp. 92~13 0.
Lecture 3 Innerconnection Networks for Parallel Computers
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture.
Shanghai Jiao Tong University 2012 Indirect Networks or Dynamic Networks Guihai Chen …with major presentation contribution from José Flich, UPV (and Cell.
A Reconfigurable Low-power High-Performance Matrix Multiplier Architecture With Borrow Parallel Counters Counters : Rong Lin SUNY at Geneseo
1 Multicasting in a Class of Multicast-Capable WDM Networks From: Y. Wang and Y. Yang, Journal of Lightwave Technology, vol. 20, No. 3, Mar From:
An Optoelectronic Neural Network Packet Switch Scheduler K. J. Symington, A. J. Waddie, T. Yasue, M. R. Taghizadeh and J. F. Snowdon.
Embedding long paths in k-ary n-cubes with faulty nodes and links
Laser-Based Finger Tracking System Suitable for MOEMS Integration Stéphane Perrin, Alvaro Cassinelli and Masatoshi Ishikawa Ishikawa Hashimoto Laboratory.
Birds Eye View of Interconnection Networks
CSE 291A Interconnection Networks Instructor: Prof. Chung-Kuan, Cheng CSE Dept. UCSD Winter-2007.
1 Interconnection Networks. 2 Interconnection Networks Interconnection Network (for SIMD/MIMD) can be used for internal connections among: Processors,
MASCON: A Single IC Solution to ATM Multi-Channel Switching With Embedded Multicasting Ali Mohammad Zareh Bidoki April 2002.
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture CSE 8383 February Session 10.
大阪府地域結集型共同研究事業 表 題 Introduction Research Results Further research Publications and patents ・特許出願件数: 件 : one patent pending. ・投稿論文数 : 件 : 2 published, 2.
Topology How the components are connected. Properties Diameter Nodal degree Bisection bandwidth A good topology: small diameter, small nodal degree, large.
PMLAB, IECS, FCU Designing Efficient Matrix Transposition on Various Interconnection Networks Using Tensor Product Formulation Presented by Chin-Yi Tsai.
Reconfigurable optical interconnections using multi-permutation-integrated fiber modules JSAP conference, 27 March 2003 Alvaro Cassinelli *, Makoto Naruse.
Fast VLSI Implementation of Sorting Algorithm for Standard Median Filters Hyeong-Seok Yu SungKyunKwan Univ. Dept. of ECE, Vada Lab.
YONSEI UNIVERSITY YONSEI UNIVERSITY Simulation project - Arrayed Waveguide Gratings 김창훈.
Parallel FFT in Julia Review of FFT.
Data and Computer Communications Eighth Edition by William Stallings Chapter 1 – Data Communications, Data Networks, and the Internet.
Overview Parallel Processing Pipelining
Auburn University COMP8330/7330/7336 Advanced Parallel and Distributed Computing Interconnection Networks (Part 2) Dr.
Refer example 2.4on page 64 ACA(Kai Hwang) And refer another ppt attached for static scheduling example.
Multiprocessors Interconnection Networks
Indirect Networks or Dynamic Networks
High Performance Computing & Bioinformatics Part 2 Dr. Imad Mahgoub
Leveraging Optical Technology in Future Bus-based Chip Multiprocessors
COMMUNICATION ENG. PROF. A.M.ALLAM
Haw-minn Lu Terabit Corporation
Birds Eye View of Interconnection Networks
Presentation transcript:

Two-dimensional fiber array with integrated topology for short-distance optical interconnections Makoto Naruse 1),2), Alvaro Cassinelli 3), and Masatoshi Ishikawa 3) 1: Ultrafast Photonic Network Group Communications Research Laboratory, Japan 2: Japan Science and Technology Corporation (JST), PRESTO 3: Dept. Information Physics and Computing, University of Tokyo

Contents 1.Interconnection fabric 2.Wave-guide-base, direct implementation of interconnection topology 3.Interconnection decomposition 4.Experimental fabrication 5.Summary and future plans

Optical Interconnection fabric / switching fabric LSI Optical Interconnection fabric / Switching fabric Inter Chip, Inter-board Optical interconnection Multistage architecture

… … All optical Optoelectronic An example: Omega network OE Computation EO Optical interconnect w/o OEO Regularly interconnected multistage architecture

Wave-guide-base, direct implementation of interconnection topology … … OE Computation EO Optical interconnect w/o OEO Two-dimensional fiber array Configure the interconnection topology directly by positioning the input and output end of the wave- guides Input Output All optical Optoelectronic

Design considerations Two-dimensional (2D) parallelism Focus on Permutation network (such as perfect shuffle) Scalability Module reusability (Permutation reusability) Alignment difficulty: Both input and output end Theoretically more volume efficient than free-space equivalent Other remarks Out of scope of this paper Y.Li, et. al., “Volume-consumption comparisons of free-space and guided-wave optical interconnections”, Appl.Opt. 39 (2000), 1815

Example1: Omega network Messy topology Poor scalability Poor reusability Permutation= Perfect shuffle 2D direct implementation

Example 2:Indirect Binary n-Cube Network Permutation= Butterfly and perfect shuffle Several kinds of different interconnection topology are used

Interesting fact Perfect shuffle and butterfly permutation can be made out of the following three types of elemental permutations: Row, Column, and Diagonal permutations Column permutationRow permutation Diagonal permutation

Before decomposition Direct implementation Node assignment: Scan mapping Perfect shuffle

Interconnection decomposition Row permutation Column permutation Diagonal permutation Decompose Perfect shuffle

Interconnection decomposition Column permutation Diagonal permutation Decompose Butterfly

shuffle Processor arrays (exchange switches and more) Row permutation  90 º Overall Omega Network Column permutation Diagonal permutation

 (2)  (3)  (4)  -1 (4) Processor arrays (exchange switches and more) Row permutation  90 º Column permutation Diagonal permutation Overall Indirect Binary n-Cube Network

Two holder prototypes: Zirconium, SiO 2 Pitch: 250±5  m Multimode graded index fibers: NA=0.21 (core 50  m, cladding 126  m) Transmission loss: 3dB/km Length: 30 cm Prototype fiber module: Preliminary 4x4 array 3 mm 2 mm 5 mm Embedded interconnection topology

Pitch uniformity Zirconium Pitch (  m) Number of link 245  m-255  m Ave. 250  m Std deviation 2.0  m 246  m-254  m Ave. 250  m Std deviation 1.5  m SiO 2 Pitch (250  m)

Input Output (CCD image) No relay optics Interconnection example VCSEL array Fiber module input Input Output

 x  50  m X (microns) Exit power (a.u) xx Alignment tolerances (half peak power)  y  70  m Transmission efficiency / Alignment tolerance Transmission efficiency Max. transmittance 38.45% VCSEL driving current (mA) Transmittance (%) LED regime LASER regime

Summary and future plans Wave-guide-base, direct implementation of 2D parallel interconnection topology Interconnection decomposition for scalability and reusability 2D fiber array with interconnection topology was demonstrated Future plan: Theoretical foundation for interconnection decomposition and total system design Higher-density 2D interconnect System demonstration