May 16, 20002 USB 2.0 Signal Protocols Jon Lueker Intel Corporation.

Slides:



Advertisements
Similar presentations
May 8, High Speed Electrical Testing Jim Choate Intel Corporation.
Advertisements

May 17, Electrical Detail Marq Kole Royal Philips Electronics Jon Lueker Intel Corporation.
Telecommunication Technologies
Data Link Protocols(HDLC & PPP). Data Link Protocols The set of specifications used to implement the DLL. DLL Protocols Synchronous Protocols Character-oriented.
HIGH-LEVEL DATA LINK CONTROL (HDLC) HDLC was defined by ISO for use on both point-to-point and multipoint data links. It supports full-duplex communication.
May 16, USB 2.0 Compliance And Tools Kosta Koeman Software Engineer Intel Architecture Labs Intel.
May 9, 2001.
Protocol Layer Bottom-up view of the USB protocol Bottom-up view of the USB protocol –Byte/Bit Ordering –SYNC Field –Packet Field Formats PID Field PID.
Universal Serial Bus Grant Heileman. The History of USB In 1994 a collaborative effort to design a standard for peripheral devices was made between Compaq,
1 Data Encoding – Chapter 5 (part 1) CSE 3213 Fall /2/2015 9:13 AM.
May 16, Data Transfer & Framework John Garney Hub Working Group Chair Intel Corporation John Garney Hub Working Group Chair Intel Corporation.
4.2 Digital Transmission Pulse Modulation (Part 2.1)
Agilent Technologies N5416A Automated USB 2
EE 4272Spring, 2003 Chapter 14 LAN Systems Ethernet (CSMA/CD)  ALOHA  Slotted ALOHA  CSMA  CSMA/CD Token Ring /FDDI Fiber Channel  Fiber Channel Protocol.
1 COMP541 Interrupts, DMA, Serial I/O Montek Singh April 24, 2007.
Transmission Modes Different ways of characterizing the transmission.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2004 Chapter 4 Digital Transmission.
USB 2.0 INTRODUCTION NTUT CSIE 學 生:許家豪 指導教授:柯開維教授.
USB: UNIVERSAL SERIAL BUS Joe Kaewbaidhoon Alex Motalleb Vishal Joshi Prepared for EECS 373 University of Michigan, Ann Arbor 1.
Computer communication. Introduction Mechanisms applied in communicating between a computer and another computer or with other devices. Mainly serial.
October 11, USB 2.0 Transceiver Macrocell Steve McGowan - Intel Corporation Clarence Lewis - Texas Instruments Haoran Duan - Agilent Technologies.
18 - Winter 2003 EE EE 766 Computer Interfacing and Protocols 1 USB (Universal Serial Bus) Need for “Plug and Play” capability for PC peripherals outside.
LECTURE 5 CT1303 LAN. DATA ENCODING Digital signal: is a sequence of discrete, discontinuous voltage pulses. Each pulse is a signal element Binary data.
LECTURE 13 NET BASE FP STANDARDS Pair of Fiber Optics. Star topology. 1 km for each part of network. Analog signal. Encoding the digital signal.
May 17, Design Option Trade-Offs w Transceiver Design - Dr. Zong Liang Wu, Philips.
SERIAL BUS COMMUNICATION PROTOCOLS
May 17, USB 2.0 Transceiver Macrocell Steve McGowan - Intel Corporation Clarence Lewis - Texas Instruments Steve McGowan - Intel Corporation Clarence.
October 10, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.
May 16, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.
October 10, USB 2.0 Hub Testing Dan Froelich Intel.
Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses 11/06/20141Input/Output.
Arctic RS-485 / RS-422. RS- 485 Also known as RS-485 Half Duplex, RS wire same pair is used to transmit and receive data only one device can transmit.
ECE 371 – UNIT 20 Universal Serial Bus (USB). References 1. Universal Serial Bus Specification, Revision 2.0. This specification is available on the World.
May 8, USB 2.0 Electrical Overview Jon Lueker Intel Corporation.
CS 640: Introduction to Computer Networks Aditya Akella Lecture 5 - Encoding and Data Link Basics.
Data and Computer Communications
© Janice Regan, CMPT 128, CMPT 371 Data Communications and Networking Digital Encoding.
BR 6/001 Universal Serial Bus Universal Serial Bus is a new synchronous serial protocol for low to medium speed data transmission Full speed signaling.
Multi Level, Multi Transition & Block Codes
1 Data Link Layer Lecture 22 Imran Ahmed University of Management & Technology.
May 8, USB 2.0 Hub Repeater Jon Lueker Intel Corporation.
May 16, USB 2.0 Technical Overview Brad Hosler USB Engineering Manager Intel Corporation.
May 17, At Speed Production Testing of USB Mb/s Transceivers Dave Thompson Lucent Technologies.
12006 MAPLD International ConferenceSpaceWire 101 Seminar Time-code Enhancements for SpaceWire Barry M Cook Presented by Paul Walker Both of 4Links 2006.
October 10, USB 2.0 Technical Overview Brad Hosler USB Engineering Manager Intel Corporation.
May 8, USB 2.0 Signal Protocols Jon Lueker Intel Corporation.
October 10, USB 2.0 Compliance Program Overview Dan Froelich Intel.
Physical Layer Issues and Methods Outline Physical Layer Overview Non-Return to Zero Manchester 4B/5B.
Physical Layer Issues and Methods Outline Physical Layer Ethernet Technology Physical Layer Encoding Final Exam Review - ??
1 Copyright © 2014 Tata Consultancy Services Limited Controller Area Network (CAN) By Renukacharya A. Thakare.
Digital Line Encoding Converting standard logic level to a form more suitable to telephone line transmission. Six factors must be considered when selecting.
Building A Network: Cost Effective Resource Sharing
CE-2810 Dr. Mark L. Hornick 1 Serial Communications Sending and receiving data between devices.
LECTURE 11 NET301 11/16/2015Lect IEEE LAN STANDARDS Ethernet LAN (by Xerox): Topology: Bus Transmission Media: Thick Coaxial Cable. Signal: Digital.
USB PHYISICAL LAYER PROTOCOL ENGINE LAYER APPLICATION LAYER
Embedding USB technology Limitations, challenges and compliance
4.2 Digital Transmission Pulse Modulation (Part 2.1)
SCSI.
ELECTRICAL Signaling and Power Distribution Andrew M
Ethernet Frame Structure
DIGITAL TRANSMISSION PART C
Chapter 3 The Data Link Layer
USB Universal Serial Bus
USB- Universal Serial Bus
USB : Universal Serial Bus
Asynchronous Serial Communications
NET301 Lecture 5 10/18/2015 Lect5 NET301.
NET301 Lecture 5 10/18/2015 Lect5 NET301.
Building A Network: Cost Effective Resource Sharing
Introduction Communication Modes Transmission Modes
Presentation transcript:

May 16, USB 2.0 Signal Protocols Jon Lueker Intel Corporation

May 16, Protocol Requirements Similar to USB 1.1 w Data encoding w Packet Start/End Delimiters w Connect/Disconnect detection w Suspend/Resume w Reset w Speed detection

May 16, NRZI Data Encoding w Same data encoding as LS and FS modes w 0 is encoded as a transition, 1 as no transition w Bit stuffing inserts a 0 after every 6 consecutive 1’s w Maximum number of symbols without transition is 7 (except EOP) w Bit stuffing assures sufficient transitions to keep DLL locked onto data stream

May 16, High-Speed SOP SE0 K J K J K J K J K J K K Data Receiver squelched - Differential envelope below 100mV Differential envelope exceeds 150mV - reception enabled within four symbol times Clock recovery circuit must lock in time to detect end of SYNC End of SYNC detected, receiver begins data recovery HS SYNC Field - 32 bits

May 16, High-Speed EOP Data Bit Stuff Error SE0 Normal HS data transmission with NRZI encoding and bit stuffing First bit of the EOP field is a transition EOP field is a bit stuff violation After EOP, lines return to Idle state and receiver is squelched HS EOP Field

May 16, Disconnect Detection w Basic idea is to check for higher than normal signal voltages on the differential pair w Higher voltages will result when device terminations are removed - nominal increase is a jump from 400mV to 800mV w Check is performed during last 8 bits of EOP of uSOF frames w uSOF EOP is lengthened to 40 bits to make this mechanism reliable - duration must be longer than round-trip time of maximum length cable Device Disconnection Device Disconnection Voltage Threshold Disconnection Voltage Threshold Disconnect Detected Disconnect Detected

May 16, Suspend from HS w HS device suspend is initiated when a device sees no activity from upstream port for 3.0ms w Device must differentiate between SE0 (reset) and Idle (suspend) w At 3.0ms, device transitions from HS to FS w 2.5us later, device tests line for SE0 (Reset) vs. FS J (Suspend) w If FS J, device goes into Suspend following FS behaviors

May 16, Resume w For a device suspended while in HS, Resume is a FS K asserted for a minimum of 20ms followed by a transition to SE0 w At end of Resume (while port issuing resume asserts SE0) hub and device return to HS operation w uSOF’s commence in time to prevent a return to suspend

May 16, Reset/Speed Detection Protocol w High-speed capable devices are reset by 10ms of continuous SE0 (same as USB 1.1) w During Reset, a high-speed capable device “chirps” to the hub w If a USB 2.0 hub detects this chirp, it completes the handshake by chirping back to the device within the Reset w If the handshake is completed during Reset, both hub and device come out of Reset in high-speed mode

May 16, Reset Handshake Signaling w Device chirp is a Chirp K (detected with hub’s high-speed receiver w Device chirps by driving current in D- line while leaving D+ pullup in place and leaving terminations inactive w Hub chirp is a series of alternating Chirp J’s and K’s w Hub chirps by driving current into D+ or D- line w Reference state machines included in Appendix C