ICS 252 Introduction to Computer Design Lecture 9 Winter 2004 Eli Bozorgzadeh Computer Science Department-UCI.

Slides:



Advertisements
Similar presentations
Techniques for Combinational Logic Optimization
Advertisements

Glitches & Hazards.
CSEE 4823 Advanced Logic Design Handout: Lecture #2 1/22/15
Universal logic design algorithm and its application to the synthesis of two-level switching circuits §H.-J.Mathony §IEEE Proceedings 1989.
ECE C03 Lecture 31 Lecture 3 Two-Level Logic Minimization Algorithms Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
Two-Level Logic Synthesis -- Heuristic Method (ESPRESSO)
ECE C03 Lecture 21 Lecture 2 Two Level Minimization Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
Logic Synthesis 2 Outline –Two-Level Logic Optimization –ESPRESSO Goal –Understand two-level optimization –Understand ESPRESSO operation.
1 Consensus Definition Let w, x, y, z be cubes, and a be a variable such that w = ax and y = a’z w = ax and y = a’z Then the cube xz is called the consensus.
EDA (CS286.5b) Day 15 Logic Synthesis: Two-Level.
COE 561 Digital System Design & Synthesis Two-Level Logic Synthesis
COE 561 Digital System Design & Synthesis Two-Level Logic Synthesis Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum.
Chapter 3 Simplification of Switching Functions
ECE Synthesis & Verification - Lecture 9b 1 ECE 697B (667) Fall 2004 ECE 697B (667) Fall 2004 Synthesis and Verification of Digital Systems Boolean.
Gate Logic: Two Level Canonical Forms
Irredundant Cover After performing Expand, we have a prime cover without single cube containment now. We want to find a proper subset which is also a cover.
1 Generalized Cofactor Definition 1 Let f, g be completely specified functions. The generalized cofactor of f with respect to g is the incompletely specified.
ICS 252 Introduction to Computer Design Fall 2006 Eli Bozorgzadeh Computer Science Department-UCI.
ECE Synthesis & Verification 1 ECE 667 ECE 667 Synthesis and Verification of Digital Systems Exact Two-level Minimization Quine-McCluskey Procedure.
CS 140 Lecture 5 Professor CK Cheng CSE Dept. UC San Diego.
Simple Minimization Loop F = EXPAND(F,D); F = IRREDUNDANT(F,D); do { cost = F ; F = REDUCE(F,D); F = EXPAND(F,D); F = IRREDUNDANT(F,D); } while ( F < cost.
Simplifying Boolean Expressions Using K-Map Method
Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Two-Level Minimization I.
Two Level Logic Optimization. Two-Level Logic Minimization PLA Implementation Ex: F 0 = A + B’C’ F 1 = AC’ + AB F 2 = B’C’ + AB product term AB, AC’,
Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Two-Level Minimization II.
2-Level Minimization Classic Problem in Switching Theory
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Multi-Valued Logic.
2-Level Minimization Classic Problem in Switching Theory Tabulation Method Transformed to “Set Covering Problem” “Set Covering Problem” is Intractable.
Heuristic Two-level Logic Optimization Giovanni De Micheli Integrated Systems Centre EPF Lausanne This presentation can be used for non-commercial purposes.
Two-Level Simplification Approaches Algebraic Simplification: - algorithm/systematic procedure is not always possible - No method for knowing when the.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
COE 561 Digital System Design & Synthesis Two-Level Logic Synthesis Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum.
Karnaugh map covering Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)
UM EECS 270 Spring 2011 – Taken from Dr.Karem Sakallah Logic Synthesis: From Specs to Circuits Implementation Styles –Random –Regular Optimization Criteria.
ICS 252 Introduction to Computer Design Lecture 10 Winter 2004 Eli Bozorgzadeh Computer Science Department-UCI.
Combinational Logic Part 2: Karnaugh maps (quick).
Two Level Networks. Two-Level Networks Slide 2 SOPs A function has, in general many SOPs Functions can be simplified using Boolean algebra Compare the.
Chapter 6 Quine-McCluskey Method Mei Yang ECG Logic Design 1.
2-1 Introduction Gate Logic: Two-Level Simplification Design Example: Two Bit Comparator Block Diagram and Truth Table A 4-Variable K-map for each of the.
ECE2030 Introduction to Computer Engineering Lecture 8: Quine-McCluskey Method Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering.
CS/EE 3700 : Fundamentals of Digital System Design Chris J. Myers Lecture 4: Logic Optimization Chapter 4.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 5: Quine-McCluskey Method José Nelson Amaral.
1 ECE2030 Introduction to Computer Engineering Lecture 8: Quine-McCluskey Method Prof. Hsien-Hsin Sean Lee School of ECE Georgia Institute of Technology.
1 Quine-McCluskey Method. 2 Motivation Karnaugh maps are very effective for the minimization of expressions with up to 5 or 6 inputs. However they are.
Two-Level Boolean Minimizer BOOM-II Petr Fišer, Hana Kubátová Department of Computer Science and Engineering Czech Technical University Karlovo nam. 13,
ICS 252 Introduction to Computer Design Lecture 12 Winter 2004 Eli Bozorgzadeh Computer Science Department-UCI.
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 15: March 4, 2002 Two-Level Logic-Synthesis.
Boolean Functions 1 ECE 667 ECE 667 Synthesis and Verification of Digital Circuits Boolean Functions Basics Maciej Ciesielski Univ.
Lecture 5: K-Map minimization in larger input dimensions and K-map minimization using max terms CSE 140: Components and Design Techniques for Digital Systems.
ICS 252 Introduction to Computer Design Lecture 8- Heuristics for Two-level Logic Synthesis Winter 2005 Eli Bozorgzadeh Computer Science Department-UCI.
ICS 252 Introduction to Computer Design Lecture 8 Winter 2004 Eli Bozorgzadeh Computer Science Department-UCI.
CS 721 Project Implementation of Hypergraph Edge Covering Algorithms By David Leung ( )
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
©2010 Cengage Learning SLIDES FOR CHAPTER 6 QUINE-McCLUSKEY METHOD Click the mouse to move to the next page. Use the ESC key to exit this chapter. This.
CHAPTER 6 Quine-McCluskey Method
CSC205 Jeffrey N. Denenberg Lecture #5
ECE 3110: Introduction to Digital Systems
QUINE-McCLUSKEY METHOD
ECE 2110: Introduction to Digital Systems
ICS 252 Introduction to Computer Design
ICS 252 Introduction to Computer Design
Minimization of Switching Functions
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
ICS 252 Introduction to Computer Design
CHAPTER 6 QUINE-McCLUSKEY METHOD
Presentation transcript:

ICS 252 Introduction to Computer Design Lecture 9 Winter 2004 Eli Bozorgzadeh Computer Science Department-UCI

2 Winter 2004ICS 252-Intro to Computer Design Reference –Lecture note by Rajesh Gupta on resource sharing [©Gupta] (lecture 8) –Chapter 7 of the textbook Administrative –Midterm 1: Feb 13, 10 a.m. in the class –Will you to meet me for your final project early next week

3 Winter 2004ICS 252-Intro to Computer Design Logic Optimization Logic synthesis synonymous with logic optimization Optimization depending on Implementation style –Two-level (PLA) –Multi-level (cell- or array-based) Circuit operation –Combinational –Sequential

4 Winter 2004ICS 252-Intro to Computer Design Agenda Combinational logic design basics Exact optimization for two-level logic Heuristic optimization for two-level logic Symbolic optimization and encoding problems

5 Winter 2004ICS 252-Intro to Computer Design Combinational logic design basics Two-level representation Cubes and covers –Cover C of f if f ON  C  f ON Uf DC Minimum cover –No cover with fewer cubes Irredundant cover –If no subset of C is a cover of f –No implicant can be dropped Minimal cover w.r.t. single-cube containment (SCC) –No cube of C is contained in another cube of C Irredundant  SCC (is it true for converse?

6 Winter 2004ICS 252-Intro to Computer Design Cont… Prime implicants –Prime implicant not contained by any other implicant –A product of literals where no literal can be dropped –Geometrically : largest size cube without intersecting the OFF-SET Essential prime implicant –Must be contained in any cover of the function

7 Winter 2004ICS 252-Intro to Computer Design Exact optimization for two-level logic Goals: –Reduce number of implicants –Reduce number of literals Determine minimum cover of f Quine: –There exists a minimum cover that is prime Look just for prime implicants Quine-McCluskey method: –Compute prime implicants –Determine minimum cover

8 Winter 2004ICS 252-Intro to Computer Design Prime implicant table A binary-valued matrix A Columns are prime implicants Rows are minterms in the ON-SET a ij =1 iff prime cover j covers minterm I Example: –f=a’b’c’+a’b’c+ab’c+abc+abc’ –Primes? –Implicant table?

9 Winter 2004ICS 252-Intro to Computer Design Cover A Cover can be represented by a (hyper)graph with minterms as vertices and primes as edges (hyper) a b c

10 Winter 2004ICS 252-Intro to Computer Design Covering problem Given A, cover all the rows with least number of columns A minimum cover is a minimum set of columns which covers all rows. Determine x such that Ax  1 Minimize cardinality of x A can be seen as incidence matrix of a hypergraph Column covering as an edge covering problem

11 Winter 2004ICS 252-Intro to Computer Design Covering Brute force : consider all possible values Complexity? Use pruning: Petrick’s method

12 Winter 2004ICS 252-Intro to Computer Design Petrick’s method Write covering clauses of the reduced table in POS form Multiply out POS form into SOP form Select cube of minimum size

13 Winter 2004ICS 252-Intro to Computer Design Example POS form –p 1 (p 1 +p 2 )(p 2 +p 3 )(p 3 +p 4 )p 4 =1 SOP form –p 1 p 2 p 4 +p 1 p 3 p 4 =1 Two minimum covers of cardinality 3 Solution {p 1,p 2,p 4 }, {p 1,p 3,p 4 }

14 Winter 2004ICS 252-Intro to Computer Design Heuristic Method Local minimum cover –Given an initial cover –Make it prime –Make it irredundant Iterative improvement –Reduce cover cardinality by modifying implicants.