FAULT TREE ANALYSIS (FTA). QUANTITATIVE RISK ANALYSIS Some of the commonly used quantitative risk assessment methods are; 1.Fault tree analysis (FTA)

Slides:



Advertisements
Similar presentations
99/11/12. When to use it Fig. 1. Fault Tree Analysis in problem solving.
Advertisements

Joanne Cunningham Trinity College Dublin
Switching circuits Composed of switching elements called “gates” that implement logical blocks or switching expressions Positive logic convention (active.
Logic Gates.
1 Fault-Tolerant Computing Systems #6 Network Reliability Pattara Leelaprute Computer Engineering Department Kasetsart University
Reliability Risk Assessment
1 Software Testing and Quality Assurance Lecture 39 – Software Quality Assurance.
SWE Introduction to Software Engineering
Testing an individual module
CSC 402, Fall Requirements Analysis for Special Properties Systems Engineering (def?) –why? increasing complexity –ICBM’s (then TMI, Therac, Challenger...)
Title slide PIPELINE QRA SEMINAR. PIPELINE RISK ASSESSMENT INTRODUCTION TO RISK IDENTIFICATION 2.
Summary and Safety Assessment mMIC-SFT November 2003 Anders P. Ravn Aalborg University.
Lucas Phillips Anurag Nanajipuram FAILURE MODE AND EFFECT ANALYSIS.
Hazards Analysis & Risks Assessment By Sebastien A. Daleyden Vincent M. Goussen.
Overview Part 1 – Design Procedure 3-1 Design Procedure
Annex I: Methods & Tools prepared by some members of the ICH Q9 EWG for example only; not an official policy/guidance July 2006, slide 1 ICH Q9 QUALITY.
Quality Risk Management ICH Q9 Annex I: Methods & Tools
©Ian Sommerville 2004Software Engineering, 7th edition. Chapter 2 Slide 1 Systems engineering 1.
What is Fault Tree Analysis?
Basics of Fault Tree and Event Tree Analysis Supplement to Fire Hazard Assessment for Nuclear Engineering Professionals Icove and Ruggles (2011) Funded.
Software Dependability CIS 376 Bruce R. Maxim UM-Dearborn.
Software Project Management
Quality in Product and Process Design Pertemuan 13-14
Quality Risk Management Methodology Anthony Cumberlege SAPRAA meeting - Randpark golf club, 20 March 2009.
Relex Reliability Software “the intuitive solution
Hazard Management for Safety Critical Systems Philip Benjamin Supervised by: Dr. David Hemer Computer Science Department University Of Adelaide.
Isograph Reliability Software RiskVu V3. Isograph Reliability Software ESSM – The first risk monitor ? Essential Systems Status Monitor Installed at Heysham.
EE551 Real-Time Operating Systems
Risk Assessment and Probabilistic Risk Assessment (PRA) Mario. H. Fontana PhD.,PE Research Professor Arthur E. Ruggles PhD Professor The University of.
Lecture 17: Digital Design Today’s topic –Intro to Boolean functions Reminders –HW 4 due Wednesday 10/8/2014 (extended) –HW 5 due Wednesday 10/15/2014.
WHAT IS SYSTEM SAFETY? The field of safety analysis in which systems are evaluated using a number of different techniques to improve safety. There are.
Combinational Logic Design BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
GE 116 Lecture 1 ENGR. MARVIN JAY T. SERRANO Lecturer.
Safety-Critical Systems T Ilkka Herttua. Safety Context Diagram HUMANPROCESS SYSTEM - Hardware - Software - Operating Rules.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 1 –
Software Testing and Quality Assurance Software Quality Assurance 1.
1 Safety - definitions Accident - an unanticipated loss of life, injury, or other cost beyond a pre-determined threshhold.  If you expect it, it’s not.
Linear Algebra. Circuits The circuits in computers and other input devices have inputs, each of which is either a 0 or 1, the output is also 0s and 1s.
Safety-Critical Systems 7 Summary T V - Lifecycle model System Acceptance System Integration & Test Module Integration & Test Requirements Analysis.
©Ian Sommerville 2004Software Engineering, 7th edition. Chapter 9 Slide 1 Critical Systems Specification 1.
Logic Signals and Gates. Binary Code Digital logic hides the pitfalls of the analog world by mapping the infinite set of real values for a physical quantity.
Objectives Students will be able to:
RLV Reliability Analysis Guidelines Terry Hardy AST-300/Systems Engineering and Training Division October 26, 2004.
WHAT IF ANALYSIS USED TO IDENTIFY HAZARDS HAZARDOUS EVENTS
SAFEWARE System Safety and Computers Chap18:Verification of Safety Author : Nancy G. Leveson University of Washington 1995 by Addison-Wesley Publishing.
IAEA Training Course on Safety Assessment of NPPs to Assist Decision Making System Analysis Workshop Information IAEA Workshop City, Country XX - XX Month,
Fault Tree Analysis of the HERMES CubeSat
1 Software Testing and Quality Assurance Lecture 38 – Software Quality Assurance.
Prof. Enrico Zio Fault tree analysis Prof. Enrico Zio Politecnico di Milano Dipartimento di Energia.
Fault Tree Analysis for Fatality Prevention Dr. Steven A. Lapp President - Design Sciences, Inc.
Fault Tree Analysis for the BLEDP Student meeting Vegard Joa Moseng.
Prof. Enrico Zio Event tree analysis Prof. Enrico Zio Politecnico di Milano Dipartimento di Energia.
Failure Modes, Effects and Criticality Analysis
LOGO Combining Fault Trees and Event Trees Seung Ki, Shin.
1 Product Development Process Requirements Definition (Chap. 3) Conceptual Design (Chap. 3 and 4) Detailed Design (Chap. 5) Manufacturing (Chap. 7) Logistics,
Detailed Analyses Chapter 14.
Logic gates.
Overview Part 1 – Design Procedure Part 2 – Combinational Logic
Fault Trees.
Homework Reading Machine Projects Labs
Logic Gates.
Safety and Risk.
Fundamentals & Ethics of Information Systems IS 201
Chapter 3 – Combinational Logic Design
Logic Gates.
Department of Electronics
Boolean Algebra and Gate Networks
Hazards Analysis & Risks Assessment
Review and comparison of the modeling approaches and risk analysis methods for complex ship system. Author: Sunil Basnet.
Presentation transcript:

FAULT TREE ANALYSIS (FTA)

QUANTITATIVE RISK ANALYSIS Some of the commonly used quantitative risk assessment methods are; 1.Fault tree analysis (FTA) 2.Event tree analysis 3.Failure Mode Effects Analysis (FMEA) 4.Fault hazard analysis (FHA) 5.Operational hazard analysis (OHA) 6.Human reliability analysis (HRA)

FAULT TREE ANALYSIS (FTA) 1 st developed in the early 1960’s. since then they have been readily adopted by a wide range of engineering disciplines as one of the primary methods of predicting system reliability and availability parameters. The Fault Tree Analysis (FTA) is an analytical technique that is use for: 1. Reliability 2.Maintainability 3.Safety Analysis

An FTA attempts to integrate all factors that effect the success or failure of a product into a single FTA Logic Diagram. Examples product: – Total loss of production – Explosion – Toxic emission – Safety system unavailable

The symbols used in a single FTA Logic diagram are called Logic Gates and are similar to the symbols used by electronic circuit designers. The FTA Logic Diagram provides an elegant and precise method for defining the complex relationship that exists between the hardware, software and human components of a system. An FTA is a status driven analysis where the inputs to a Logic Gate represent the status of a part and other factor being included in the analysis. Other factors can include such things as training, tools, safety equipment, supervision etc.

The output from a Logic Gate is a logic state that represents a condition that exists in the system. An event occurs when the output of a Gate changes state. If a part or other factor is functioning correctly, the state is TRUE. If the part or other factor is malfunctioning, the state is FALSE. When a logic statement is TRUE it is assigned a Boolean logic value of one (1). When a logic statement is FALSE it is assigned a Boolean logic value of zero (0). The FTA Logic Diagrams included in this analysis use the symbols listed in attached Logic Symbol Diagram. All of the rules for Boolean Algebra apply.

An FTA is performed by systematically determining what happens to the system when the status of a part or other factor changes. The minimum criteria for success is that no single failure can cause injury or an undetected loss of control over the process. Where extreme hazards exist or when high value product is being processed, the criteria may be increased to require toleration of multiple failures.

An FTA requires consideration of both positive and negative events. The logic tree segments leading to a Negative Event, such as an accident, defines all of the things that could go wrong to cause the negative event. Logic tree segments for negative events usually use more OR gates AND gates, expect for redundant safeguards.

The logic segments leading to a positive event defines all of the things that must work together for the machine to operate or to complete a successful mission. Logic trees for positive events generally used more AND gates than OR gates, expect for redundancy. Maintenance troubleshooting trees are a good examples of logic trees for positives events. Inverting the output of a positive event converts it into a negative event. Besides OR and AND gates, there are other gates that are less used liked NOR and NAND gates.

FTA SYMBOLS Two logic symbols or gates commonly used in FTA are: OR symbol A C A + B = C (Probability add) B AND symbol A A x B = C (Probability multiply) B C A. B = C

Two logic symbols or gates less commonly used in FTA are: NOR symbol A A + B = C (Probability add) B C NAND symbol A A x B = C (Probability multiply) B C or A. B = C

FTA ALGORITHM The algorithm used will determine the probability of system failure, an the importance of the event to the failure. Fault trees can be analysis using Monte Carlo simulation to find not only probability of a system failure, but also to statistically identify the minimal cut sets and their importance to the system failure. Systems failure probabilities and minimal cut sets assessed with Monte Carlo correspond closely with those obtained from the deterministic algorithms.

COMPARISON OF METHODS Fault tress – Logical representation of the relationship of primary events that lead to a specified undesirable event. – The construction of the fault tree is top-down, in that the undesirable event is the root of the tree and the logical combination of sub-events are used to map out the tree until the basic initiating events are reached.

Event trees – Appear similar to fault trees, and may used the same representations. – However, event trees are used to identify the effects of an event instead of the causes. – Rather than starting from a particular system event, and working backward to the causes, an event tree traces a primary event forward in order to determine the consequences of the event. – Event tree analysis is inductive as opposed to the deductive fault tree analysis.

Failure Mode Effects Analysis (FMEA) – FMEA is an inductive method used to systematically consider the effects of all failure modes. – The system is decomposed into its component parts, each of which has known or anticipated failure modes. – Each failure modes is analyzed, with an examination of the cause, effects, severity, probability and prevention or mitigation of each failure mode.