History of Microprocessor MPIntroductionData BusAddress Bus Pentium1993 onwards32 Core solo Dual Core Core 2 Duo Core to Quad I3,i5,i

Architecture of 8086

i7 Architecture

Features of i7 Support 64-bit execution: Having 64 bits data bus and 36 bits address bus. Quad Core Processor: Integrate 4 Cores (latest Core i7 processor incorporate 6 cores) High Speed Computation: Speed ranges from 2.66GHz to 3.33GHz Virtualization Technology: Virtualization is a technology that enables running multiple OSs side-by-side on the same processing hardware.

Enhanced SpeedStep Technology : It is able to work with high clock cycles by consuming less heat and power. Smart Cache: L1 cache: 32 kb Instructions cache +32 kb data cache L2 cache: 256 kb (For Instructions and data per core) L3 cache: 8 mb (For Communication)

Supports Intel Turbo Boost technology: Intel Turbo Boost is an innovative feature that automatically allows active processor cores to run faster than the base operating frequency when certain conditions are met. Support DDR3 main memory: (Double Data Rate Type Three Random Access Memory) Ability to transfer data at twice the rate (eight times the speed of its internal memory arrays), enabling higher bandwidth or peak data rates. This leads to faster execution of programs and other functions. Active Management Technology (AMT) AMT provides system administrators the ability to remotely monitor, maintain, and update systems. This will help to collect or modify data remotely, to recover or update system etc..

Hyper Threading Technology: Hyper-threading allows simultaneous execution of two execution threads on the same physical CPU core. Hyper-threading exposes a single physical processing core as two logical cores to allow them to share resources between execution threads and therefore increase the system efficiency

Register Set i7 Processor MMX registers: To support SIMD (single instruction, multiple data) instructions. XMM registers: SSE floating point instructions operate on a new independent register set (the XMM registers), and it adds a few integer instructions that work on MMX registers. MXCSR register: This register contains control and status information for the SSE registers. SSE= Streaming SIMD Extensions

RFLAG In 64-bit mode, EFLAGS is extended to 64 bits and called RFLAGS. The upper 32 bits of RFLAGS register is reserved. The lower 32 bits of RFLAGS is the same as EFLAGS.