BSG-Route: A Length-Matching Router for General Topology T. Yan and M. D. F. Wong University of Illinois at Urbana-Champaign ICCAD 2008.

Slides:



Advertisements
Similar presentations
A Theoretical Study on Wire Length Estimation Algorithms for Placement with Opaque Blocks Tan Yan*, Shuting Li Yasuhiro Takashima, Hiroshi Murata The University.
Advertisements

Optimal Bus Sequencing for Escape Routing in Dense PCBs H.Kong, T.Yan, M.D.F.Wong and M.M.Ozdal Department of ECE, University of Illinois at U-C ICCAD.
THERMAL-AWARE BUS-DRIVEN FLOORPLANNING PO-HSUN WU & TSUNG-YI HO Department of Computer Science and Information Engineering, National Cheng Kung University.
An Introduction to Channel Routing
Native-Conflict-Aware Wire Perturbation for Double Patterning Technology Szu-Yu Chen, Yao-Wen Chang ICCAD 2010.
4/22/ Clock Network Synthesis Prof. Shiyan Hu Office: EREC 731.
Wen-Hao Liu1, Yih-Lang Li, and Cheng-Kok Koh Department of Computer Science, National Chiao-Tung University School of Electrical and Computer Engineering,
Shuai Li and Cheng-Kok Koh School of Electrical and Computer Engineering, Purdue University West Lafayette, IN, Mixed Integer Programming Models.
I. The Problem of Molding Does a given object have a mold from which it can be removed? object not removable mold 1 object removable Assumptions The object.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
2-1: Relations and Functions
An ILP-based Automatic Bus Planner for Dense PCBs P. C. Wu, Q. Ma and M. D. F. Wong Department of Electrical and Computer Engineering, University of Illinois.
MCFRoute: A Detailed Router Based on Multi- Commodity Flow Method Xiaotao Jia, Yici Cai, Qiang Zhou, Gang Chen, Zhuoyuan Li, Zuowei Li.
Prune-and-search Strategy
Metal Layer Planning for Silicon Interposers with Consideration of Routability and Manufacturing Cost W. Liu, T. Chien and T. Wang Department of CS, NTHU,
7/13/ EE4271 VLSI Design VLSI Routing. 2 7/13/2015 Routing Problem Routing to reduce the area.
Routing 2 Outline –Maze Routing –Line Probe Routing –Channel Routing Goal –Understand maze routing –Understand line probe routing.
CDCTree: Novel Obstacle-Avoiding Routing Tree Construction based on Current Driven Circuit Model Speaker: Lei He.
Chip Planning 1. Introduction Chip Planning:  Deals with large modules with −known areas −fixed/changeable shapes −(possibly fixed locations for some.
1 ENTITY test is port a: in bit; end ENTITY test; DRC LVS ERC Circuit Design Functional Design and Logic Design Physical Design Physical Verification and.
3 Components for a Spreadsheet Linear Programming Problem There is one cell which can be identified as the Target or Set Cell, the single objective of.
Chih-Hung Lin, Kai-Cheng Wei VLSI CAD 2008
Introduction to Routing. The Routing Problem Apply after placement Input: –Netlist –Timing budget for, typically, critical nets –Locations of blocks and.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
CAFE router: A Fast Connectivity Aware Multiple Nets Routing Algorithm for Routing Grid with Obstacles Y. Kohira and A. Takahashi School of Computer Science.
Global Routing.
Pattern Selection based co-design of Floorplan and Power/Ground Network with Wiring Resource Optimization L. Li, Y. Ma, N. Xu, Y. Wang and X. Hong WuHan.
Etron Project: Placement and Routing for Chip-Package-Board Co-Design
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
Solving Hard Instances of FPGA Routing with a Congestion-Optimal Restrained-Norm Path Search Space Keith So School of Computer Science and Engineering.
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
Wen-Hao Liu 1, Yih-Lang Li 1, and Kai-Yuan Chao 2 1 Department of Computer Science, National Chiao-Tung University, Hsin-Chu, Taiwan 2 Intel Architecture.
Low-Power Gated Bus Synthesis for 3D IC via Rectilinear Shortest-Path Steiner Graph Chung-Kuan Cheng, Peng Du, Andrew B. Kahng, and Shih-Hung Weng UC San.
© The McGraw-Hill Companies, Inc., Chapter 6 Prune-and-Search Strategy.
Efficient Multi-Layer Obstacle- Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Shih-Lun Huang, Kai-Chi Hsu,Meng-Xiang Li, Yao-Wen Chang.
Thermal-aware Steiner Routing for 3D Stacked ICs M. Pathak and S.K. Lim Georgia Institute of Technology ICCAD 07.
Bus-Pin-Aware Bus-Driven Floorplanning B. Wu and T. Ho Department of Computer Science and Information Engineering NCKU GLSVLSI 2010.
AUTOMATIC BUS PLANNER FOR DENSE PCBS Hui Kong, Tan Yan and Martin D.F. Wong Department of Electrical and Computer Engineering, University of Illinois at.
ARCHER:A HISTORY-DRIVEN GLOBAL ROUTING ALGORITHM Muhammet Mustafa Ozdal, Martin D. F. Wong ICCAD ’ 07.
B-Escape: A Simultaneous Escape Routing Algorithm Based on Boundary Routing L. Luo, T. Yan, Q. Ma, M. D.F. Wong and T. Shibuya Department of Electrical.
Register Placement for High- Performance Circuits M. Chiang, T. Okamoto and T. Yoshimura Waseda University, Japan DATE 2009.
Configurable Multi-product Floorplanning Qiang Ma, Martin D.F. Wong, Kai-Yuan Chao ASP-DAC 2010.
A Negotiated Congestion based Router for Simultaneous Escape Routing Q.Ma, T.Yan and Martin D.F. Wong Department of Electrical and Computer Engineering.
Peng Du, Wenbo Zhao, Shih-Hung Weng, Chung-Kuan Cheng, Ronald Graham CSE Dept., University of California, San Diego, CA Character Design and Stamp Algorithms.
CSE 589 Part VI. Reading Skiena, Sections 5.5 and 6.8 CLR, chapter 37.
Escape Routing of Mixed-Pattern Signals Based on Staggered-Pin- Array PCBs K. Wang, H. Wang and S. Dong Department of Computer Science & Technology, Tsinghua.
On Routing Fixed Escaped Boundary Pins for High Speed Boards T. Tsai, R. Lee, C. Chin and Y. Kajitani Global UniChip Corp. Hsinchu, Taiwan DATE 2011.
Detailed Routing مرتضي صاحب الزماني.
Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations H.C. Ou, H.C.C. Chien and Y.W. Chang Electronics Engineering,
Improving Voltage Assignment by Outlier Detection and Incremental Placement Huaizhi Wu* and Martin D.F. Wong** * Atoptech, Inc. ** University of Illinois.
Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs M. M. Ozdal and R. F. Hentschke Intel Corporation ICCAD 2012.
LEMAR: A Novel Length Matching Routing Algorithm for Analog and Mixed Signal Circuits H. Yao, Y. Cai and Q. Gao EDA Lab, Department of CS, Tsinghua University,
OR Chapter 8. General LP Problems Converting other forms to general LP problem : min c’x  - max (-c)’x   = by adding a nonnegative slack variable.
1 An Arc-Path Model for OSPF Weight Setting Problem Dr.Jeffery Kennington Anusha Madhavan.
© The McGraw-Hill Companies, Inc., Chapter 12 On-Line Algorithms.
An Exact Algorithm for Difficult Detailed Routing Problems Kolja Sulimma Wolfgang Kunz J. W.-Goethe Universität Frankfurt.
11 -1 Chapter 12 On-Line Algorithms On-Line Algorithms On-line algorithms are used to solve on-line problems. The disk scheduling problem The requests.
The minimum cost flow problem. Solving the minimum cost flow problem.
1 Chapter 5 Branch-and-bound Framework and Its Applications.
Computational Geometry
LAYOUT OPTIMIZATION USING MANUFACTURING SYSTEMS SIMULATION SOFTWARE (VIP-PLANOPT) Presented by PERUMALSAMY M
VLSI Physical Design Automation
VLSI Physical Design Automation
I. The Problem of Molding
EE4271 VLSI Design, Fall 2016 VLSI Channel Routing.
VLSI Physical Design Automation
Graphical solution A Graphical Solution Procedure (LPs with 2 decision variables can be solved/viewed this way.) 1. Plot each constraint as an equation.
Clock Tree Routing With Obstacles
Under a Concurrent and Hierarchical Scheme
Presentation transcript:

BSG-Route: A Length-Matching Router for General Topology T. Yan and M. D. F. Wong University of Illinois at Urbana-Champaign ICCAD 2008

Outline Introduction Backgrounds  The length-matching routing problem  Problem formulation  Bounded-Sliceline grid BSG-Route Experimental Results Conclusion

Introduction Length-matching routing is very important issue for PCB routing. Length-matching constraints: all the wires in a bus are expected to be routed with specified length bounds. Previous length-matching routers all have assumptions on the routing topology, e.g., each wire must be routed monotonically in one direction, from left to right.

Introduction This paper propose a length-matching router that is capable of handling any given topology. Regard the length-matching routing problem as an area assignment problem. Introduce a placement structure, Bounded-Sliceline Grid (BSG), to solve the problem.

Backgrounds The length-matching routing problem  Bus routing for PCB has two phases: Escape routing Area routing  Escape routing is to route from the pin array inside a component to the boundary of the component.  Area routing is to complete the connections between the boundaries.

Backgrounds The length-matching routing problem  Escape routing must guarantee that the pin ordering on both boundaries are matched.  Area routing is to detour the wires to meet the length bounds while maintaining the topology inherited from escape routing.  Area routing as “length-matching routing”

Backgrounds Problem formulation  Input: The location and size of the components and the location of the pins on the components’ boundaries. A planar topology of the nets connecting the pins. A rectangular domain for the routing. A separation rule ε>0 for wires. Length bounds (l i, u i ) for each net i. l i is the lower bound, u i is the upper bound. l i <= u i.  Output: A rectilinear routing following the given topology and satisfying the separation rule. The length of each net i satisfies l i <= length(i) <= u i.

Backgrounds Bounded-Sliceline Grid  It uses a set of vertical and horizontal segments to partition the whole plane into rectangular cells.  Each cell in the grid is bounded by four segments, two vertical (V-walls) and two horizontal (H-walls).  Each wall spans over two cells.

Backgrounds Bounded-Sliceline Grid  The size and location of a cell are determined by the positions of the four walls surrounding it.  By moving the wall, we can enlarge a cell (A), shrink a cell (B), move a cell (C), make a cell vanish (D).

BSG-Route The length of a wire is the area it occupies divided by ε if the wire is a fat wire with width ε (ε is the separation rule). Instead of how to detour the wires to meet the length bounds. Consider how to assign the area to the nets such that the assigned area of each net matches its length bounds.

BSG-Route The flow of the router: Embed the given topology onto a BSG. Size the cells in the BSG so that the total area of the cells occupied by a net satisfies its length bounds. Perform detail routing inside each cell to turn the assigned area into expected length.

BSG Embedding Map the components, pins and nets onto a BSG. BSG is a structure that represents left-right, above-below relations between objects.  If a pin is above another pin, its cell should also be above the other’s cell. Allow at least one empty cell between two nets. A component should be mapped into multiple cells forming a rectangular area.

BSG Embedding Even though the initial embeddings are different, the shape and size of the area assigned to the net are the same after cell sizing.

Cell Sizing For every V-wall v, x v represents its x coordinate. For every H-wall h, y h represents its y coordinate. For every cell i, we have four walls surrounding it. Left, right, bottom, top walls as x i,l, x i,r, y i,b and y i,t. For example, x i,r, x j,l x p,r and x q,l all refer to the same variable x v of wall v.

Cell Sizing Basic Constraints: Every cell of the BSG must have a non-negative area. The top wall of a cell cannot be placed below the bottom wall of the cell. The right wall of a cell cannot lie to the left of the wall of the same cell.

Cell Sizing If a cell is occupied by a net, both the width and the height of the cell should be at least ε: So the basic constraints for a cell are either (1), (2) or (3), (4) depending on whether the cell is empty or occupied.

Cell Sizing Location Constraints: Fix the walls on the four boundaries of a component. For a component m with its left-bottom corner located at (L m, B m ) and right-top corner located at (R m, T m ):

Cell Sizing If a pin p is on the top boundary of a component. The y-coordinate of this pin is already fixed by (8). The following constraints to fix it at its x-coordinate X p (suppose its BSG cell is i):

Cell Sizing Length Constraints: For a net k, (11) for its upper length bound u k and (12) for its lower length bound l k :

Detail Routing A net must enter a cell by going through a wall (entrance wall). Exit the cell by going through another wall (exit wall). If the entrance wall and exit wall of a cell are of the same type (both H-walls or both V-walls), we call the cell straight cell. Otherwise, we call it corner cell. A point on its entrance wall (entrance point). A point on its exit wall (exit point).

Detail Routing For a straight cell i, the minimum routing length from the entrance point to the exit point is their Manhattan distance w i +h i -ε(w i and h i denote the width and height of the cell).

Detail Routing First detour horizontally as much as possible and then detour vertically as much as possible. The routing length is at least wh/ε-4ε. Introduce a parameter δ in (12) to enlarge the area requirement. δ=0.05

Detail Routing A very skinny cell with its height less than 2ε but its width very large. Force the cell to be ε×εlarge. (15), (16) instead of (3), (4).

Solve The Problem (12) is not convex. Fix the V-walls (x as constants) and solve for the H-walls (y as variables) under all the constraints involving y. A LP which we call H-problem. Use the solution of the H-problem as constraints and solve for the location of V-walls under the constraints involving x. Another LP problem which call V-problem. Alternately solve the H-problems and V-problems.

Question What if we get an infeasible LP problem during the iterations? Avoid this infeasibility by introducing a slack variable s>=0 into the length constraints: When s=0, the two constraints are the same as (11) and (12). Minimize s under the new constraints (13) and (14). Iteratively solve the H-problem and the V-problem until s=0 or s cannot be further reduced.

Experimental Results

Conclusion This paper introduced a length-matching router that handles general topology. It is the first time that the length matching routing problem is solved without any restriction on the routing topology.