HPEC_NDP-1 MAH 10/11/2015 MIT Lincoln Laboratory Efficient Multidimensional Polynomial Filtering for Nonlinear Digital Predistortion Matthew Herman, Benjamin.

Slides:



Advertisements
Similar presentations
Simulation and Evaluation of Various Block Assignments Evaluation of multiple carriers deployed in a channel block evaluation criteria section.
Advertisements

Impact of Channel Estimation Errors on the Performance of DFE equalizers with Space-Time Block Codes in Wideband Fading Channels Mohamed B Noune and Prof.
Rome, February 14, 2013 Status of the Project Report on the first year activities With the support of the Prevention, Preparedness and Consequence.
11/15/2006 Ch 7 System Consideration- Paul Lin 1 ECET 307 Analog Networks Signal Processing Ch 7 System Considerations 1 of 3 Fall 2006
Slide 1 1 April 2006 Texas Instruments Linearization Fundamentals Driving Digital Pre-Distortion and the GC5322!
EE4H, M.Sc Computer Vision Dr. Mike Spann
Sampling, Reconstruction, and Elementary Digital Filters R.C. Maher ECEN4002/5002 DSP Laboratory Spring 2002.
Evaluation of performance improvement capabilities of PAPR-reducing methods Marc Deumal †, Ali Behravan *, Thomas Eriksson ‡ and Joan Lluís Pijoan † †
20 October 2003WASPAA New Paltz, NY1 Implementation of real time partitioned convolution on a DSP board Enrico Armelloni, Christian Giottoli, Angelo.
Implementation of Basic Digital Filter Structures R.C. Maher ECEN4002/5002 DSP Laboratory Spring 2003.
Practical Implementation of Adaptation in a Digital Predistorter for RF Power Amplifiers A. Cesari, D.Dragomirescu, P. Lacroix, J.M. Dilhac LAAS-CNRS Toulouse,
Exploring the Limits of Digital Predistortion P. Draxler, I. Langmore*, D. Kimball*, J. Deng*, P.M. Asbeck* QUALCOMM, Inc. & UCSD – HSDG *University of.
1 Real time signal processing SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
HPEC_GPU_DECODE-1 ADC 8/6/2015 MIT Lincoln Laboratory GPU Accelerated Decoding of High Performance Error Correcting Codes Andrew D. Copeland, Nicholas.
EE 6332, Spring, 2014 Wireless Communication Zhu Han Department of Electrical and Computer Engineering Class 12 Feb. 24 nd, 2014.
Microcomputer Systems 1 Introduction to DSP’s. 9 August 2015Veton Këpuska2 Introduction to DSP’s  Definition: DSP – Digital Signal Processing/Processor.
On Chip Nonlinear Digital Compensation for RF Receiver Karen M. G. V. Gettings, Andrew K. Bolstad, Show-Yah Stuart Chen, Benjamin A. Miller and Michael.
High survival HF radio network Michele Morelli, Marco Moretti, Luca Sanguinetti CNIT- PISA.
„Bandwidth Extension of Speech Signals“ 2nd Workshop on Wideband Speech Quality in Terminals and Networks: Assessment and Prediction 22nd and 23rd June.
Pro-VIZOR: Process Tunable Virtually Zero Margin Low Power Adaptive RF for Wireless Systems Presented by: Shreyas Sen June 11, Paper 27.3, DAC 08.
All Rights Reserved © Alcatel-Lucent 2006, 2008 Enabling high efficiencies Digital signal conditioning in modern RF transmitters Thomas BOHN June 2008.
FE8113 ”High Speed Data Converters”. Part 2: Digital background calibration.
XYZ 10/2/2015 MIT Lincoln Laboratory Sidecar Network Adapters: Open Architecture for ISR Data Sources Craig McNally, Larry Barbieri, Charles Yee.
Orthogonal Frequency Division Multiplexing - OFDM
Radar Pulse Compression Using the NVIDIA CUDA SDK
J-DSP Editor Use of Java-DSP to Demonstrate Power Amplifier Linearization Techniques Presenter Robert Santucci PI: Dr. Andreas Spanias.
Jessica Arbona & Christopher Brady Dr. In Soo Ahn & Dr. Yufeng Lu, Advisors.
Ali Al-Saihati ID# Ghassan Linjawi
Zhongguo Liu_Biomedical Engineering_Shandong Univ. Chapter 8 The Discrete Fourier Transform Zhongguo Liu Biomedical Engineering School of Control.
HPEC2002_Session1 1 DRM 11/11/2015 MIT Lincoln Laboratory Session 1: Novel Hardware Architectures David R. Martinez 24 September 2002 This work is sponsored.
1 Lecture 1: February 20, 2007 Topic: 1. Discrete-Time Signals and Systems.
Haney - 1 HPEC 9/28/2004 MIT Lincoln Laboratory pMatlab Takes the HPCchallenge Ryan Haney, Hahn Kim, Andrew Funk, Jeremy Kepner, Charles Rader, Albert.
July 2002doc.: IEEE /420r0 Submission Rishi Mohindra, MAXIMSlide 1 2-Channel Option for 11g (proposal) Rishi Mohindra MAXIM Integrated Products.
MIT Lincoln Laboratory XYZ 3/11/ Hardware Based Floating Point Processing All the ingredients for FPGA based floating point –28 nm Variable.
© 2002 ® Wireless Solution Update Asif Batada Marketing Manager, Wireless Business Unit Asif Batada Marketing Manager, Wireless Business Unit.
Outline Transmitters (Chapters 3 and 4, Source Coding and Modulation) (week 1 and 2) Receivers (Chapter 5) (week 3 and 4) Received Signal Synchronization.
ECE 8443 – Pattern Recognition ECE 8423 – Adaptive Signal Processing Objectives: Derivation Computational Simplifications Stability Lattice Structures.
Which one? You have a vector, a[ ], of random integers, which can modern CPUs do faster and why? //find max of vector of random ints max=0; for (inda=0;
Subband Coding Jennie Abraham 07/23/2009. Overview Previously, different compression schemes were looked into – (i)Vector Quantization Scheme (ii)Differential.
1. Adaptive System Identification Configuration[2] The adaptive system identification is primarily responsible for determining a discrete estimation of.
Linear filtering based on the DFT
HPEC HN 9/23/2009 MIT Lincoln Laboratory RAPID: A Rapid Prototyping Methodology for Embedded Systems Huy Nguyen, Thomas Anderson, Stuart Chen, Ford.
Outline Transmitters (Chapters 3 and 4, Source Coding and Modulation) (week 1 and 2) Receivers (Chapter 5) (week 3 and 4) Received Signal Synchronization.
Simulation Data for Letter Ballot Comments on Quasi-guard Subcarriers and Reverse Link Waveform Lai King (Anna) Tee January 15, 2007.
Impulse Response Measurement and Equalization Digital Signal Processing LPP Erasmus Program Aveiro 2012 Digital Signal Processing LPP Erasmus Program Aveiro.
Sub-Band Coding Multimedia Systems and Standards S2 IF Telkom University.
SMARAD / Radio Laboratory 1 RF Distortion Analysis for OFDM WLAN Sylvain Ranvier S Postgraduate Course in Radio Communications
Amplifier Nonlinearities in OFDM Multiple Antenna Systems FERNANDO GREGORIO Signal Processing Laboratory HUT.
PTCN-HPEC-02-1 AIR 25Sept02 MIT Lincoln Laboratory Resource Management for Digital Signal Processing via Distributed Parallel Computing Albert I. Reuther.
The objective of Nonlinear Equalization (NLEQ) is to extend the dynamic range of RF receivers by reducing in-band nonlinear distortions. This enables detection.
MIT Lincoln Laboratory 1 of 4 MAA 3/8/2016 Development of a Real-Time Parallel UHF SAR Image Processor Matthew Alexander, Michael Vai, Thomas Emberley,
HPEC-1 SMHS 7/7/2016 MIT Lincoln Laboratory Focus 3: Cell Sharon Sacco / MIT Lincoln Laboratory HPEC Workshop 19 September 2007 This work is sponsored.
Albert I. Reuther & Joel Goodman HPEC Sept 2003
Lattice Struture.
Discrete-Time Structure
Parallel Processing in ROSA II
FM Halftoning Via Block Error Diffusion
Adjacent Channel Rejection Requirement
Color Error Diffusion with Generalized Optimum Noise Shaping
CT-321 Digital Signal Processing
2-Channel Option for 11g (proposal)
Channel Estimation in OFDM Systems
Chapter 8 The Discrete Fourier Transform
Chapter 6 Discrete-Time System
EE 445S Real-Time Digital Signal Processing Lab Fall 2013
Chapter 8 The Discrete Fourier Transform
Uses of filters To remove unwanted components in a signal
GSPT-AS-based Neural Network Design
Chapter 8 The Discrete Fourier Transform
Real time signal processing
Presentation transcript:

HPEC_NDP-1 MAH 10/11/2015 MIT Lincoln Laboratory Efficient Multidimensional Polynomial Filtering for Nonlinear Digital Predistortion Matthew Herman, Benjamin Miller, Joel Goodman HPEC Workshop September 2008 This work is sponsored by the Defense Advanced Research Projects Agency under Air Force Contract FA C Opinions, interpretations, conclusions, and recommendations are those of the author and are not necessarily endorsed by the United States Government.

MIT Lincoln Laboratory XYZ 10/11/2015 Motivation The objective of Nonlinear Digital Predistortion (NDP) is to digitally alter the input to the PA to compensate for the distortions imparted by the device. –NDP is capable improving power efficiency while reducing ACI and BER. Computationally efficient memoryless NDP techniques are not sufficient for linearizing wideband PAs that impart significant memory effects. Not feasible to use a computationally complex polynomial predistorter to model/invert state dependent nonlinearities. –Most previous polynomial approaches consider 1D subkernels as building blocks for the full PD. –Multidimensional filters more easily address asymmetric and aliasing NL. Distorted Output Constellation 12-4 QAM Constellation Frequency Power Channel N-1 Channel N+1 Power Ch. N-1 Ch. N+1 Frequency PA DAC × Standard Transmitter: Spectral regrowth from PA nonlinearities causes adjacent channel interference (ACI). PA nonlinearities also increase Error Vector Magnitude (EVM) and Bit Error Rate (BER). Full Volterra (polynomial) filter Full Volterra (polynomial) filter y(n) X x(n) Z -N+1 Z -1 X X X h 2 (0,1) X h 9 ( N-1,N-1, …,N-1 ) X + x 2 (n) x(n)x(n-1) x 9 (n-N+1) Z -N+1 The full Volterra kernel has prohibitively high computational complexity. The full Volterra kernel has prohibitively high computational complexity. h 2 (0,0) OBJECTIVE: Use small multidimensional filters to build a computationally efficient nonlinear digital predistorter.

MIT Lincoln Laboratory XYZ 10/11/2015 Methods m1m1 Full 3 rd Order Coefficient Space (Time Domain Representation) m2m2 m3m3 M 3 -1 M 2 -1 M 1 -1 Divide the full coefficient space into cube coefficient subspaces (CCS), –i.e., small hypercubes/parallelepipeds (“diagonal” CCS-D) of arbitrary dimension. Model the inverse NL by greedily selecting only the CCS components that have the greatest impact on performance. CCS allows efficient adaptation in multiple dimensions starting with the first nonlinear component selected. CCS has an efficient hardware implementation. CCS Nonlinear Digital Predistorter: x ( n ) FIR CCS Component 1 + CCS Component L + ……… v ( n ) v 0 (n) v 1 (n) v L (n) 2 Tap FIR z-αz-α × + × z-αz-α z-αz-α z-αz-α 5 z-αz-α 1 conj. 2 Tap FIR z-αz-α × 2 z-αz-α 1 conj. z -1 conj. Full Kernel CCS Components CCS-D Components

MIT Lincoln Laboratory XYZ 10/11/2015 Results Measured Results using Q-Band Solid State PA: CCS reduces ACI by ~7 dB more than the state-of-the-art GMP with less than half as many operations per second. CCS reduces ACI by ~7 dB more than the state-of-the-art GMP with less than half as many operations per second. CCS NDP improves ACI by ~20 dB. CCS NDP improves ACI by ~20 dB. Architecture Complex Mult. Per Sample Complex Add. Per Sample Op’ns Per Second (GOPS) Generalized Memory Polynomial D CCS/CCS-D Computational Complexity: No NDP GMP NDP CCS NDP