Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 SCT Needs for Full User Evaluation Peter W Phillips Rutherford Appleton Laboratory.

Slides:



Advertisements
Similar presentations
1 Symbian Client Server Architecture. 2 Client, who (a software module) needs service from service provider (another software module) Server, who provide.
Advertisements

Computer Architecture
System Integration and Performance
Categories of I/O Devices
CIMCO Integration Software Products
Background Virtual memory – separation of user logical memory from physical memory. Only part of the program needs to be in memory for execution. Logical.
Programming Types of Testing.
1 Alan Barr, UCL Fixed Frequency Trigger Veto The problem: –Currents in wire bonds in presence of strong magnetic fields –DC current not a problem (small.
Performed by: Yair Sommer Rea Yeheskel Instructor: Idan Katz In Cooperation with:Motorola הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion -
Barrel Module Database Presented at the SCT Barrel PAR 15 th May 2003 Dave Robinson, Cambridge Introduction - Database access - Barrel module data User.
Performed by: Yair Sommer Rea Yeheskel Instructor: Idan Katz Cooperated with:Motorola הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel.
Chapter 1 and 2 Computer System and Operating System Overview
1 August 2000ATLAS SCT and Pixel Off-Detector PDR 1 SCT ROD Crate DAQ Status and Schedule John Hill University of Cambridge.
Neural Network Tools. Neural Net Concepts The package provides a “standard” multi-layer perceptron –Composed of layers of neurons –All neurons in a layer.
The Project AH Computing. Functional Requirements  What the product must do!  Examples attractive welcome screen all options available as clickable.
UNIT-V The MVC architecture and Struts Framework.
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
CLEO’s User Centric Data Access System Christopher D. Jones Cornell University.
Introduction to the Enterprise Library. Sounds familiar? Writing a component to encapsulate data access Building a component that allows you to log errors.
Dr Masri Ayob TK 2633: Microprocessor & Interfacing Lecture 7: Assembly Language.
Contact Information Office: 225 Neville Hall Office Hours: Monday and Wednesday 12:00-1:00 and by appointment.
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Principles of I/0 hardware.
9 Chapter Nine Compiled Web Server Programs. 9 Chapter Objectives Learn about Common Gateway Interface (CGI) Create CGI programs that generate dynamic.
1-1 Embedded Network Interface (ENI) API Concepts Shared RAM vs. FIFO modes ENI API’s.
Introduction of Geoprocessing Topic 7a 4/10/2007.
André Augustinus 10 September 2001 DCS Architecture Issues Food for thoughts and discussion.
Generic API Test tool By Moshe Sapir Almog Masika.
Recent Software Issues L3 Review of SM Software, 28 Oct Recent Software Issues Occasional runs had large numbers of single-event files. INIT message.
Pre-OTS Testing in Penticton Sonja Vrcic Socorro, December 11, 2007.
The LC-3 – Chapter 7 COMP 2620 Dr. James Money COMP
A Technical Validation Module for the offline Auger-Lecce, 17 September 2009  Design  The SValidStore Module  Example  Scripting  Status.
Configuration Database David Forrest 15th January 2009 CM23, HIT, Harbin.
Ideas about Tests and Sequencing C.N.P.Gee Rutherford Appleton Laboratory 3rd March 2001.
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
Lecture 18 Windows – NT File System (NTFS)
28 June 2004ATLAS Pixel/SCT TIM FDR/PRR1 TIM tests with ROD Crate John Hill.
Software Design Chapter 11. Purposes of Design Design transforms the specification into a design. The end purpose of the design is to produce detail and.
Lecture 4 Page 1 CS 111 Online Modularity and Virtualization CS 111 On-Line MS Program Operating Systems Peter Reiher.
USBPix software status and plans Dr. Jens Weingarten.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
Peter W. PhillipsATLAS SCT Week, CERN, September/October 2002 Electrical Tests of SCT modules using RODs Peter W Phillips Rutherford Appleton Laboratory.
TDAQ Experience in the BNL Liquid Argon Calorimeter Test Facility Denis Oliveira Damazio (BNL), George Redlinger (BNL).
Threshold Scan Inject various charges and histogram number of hits seen (occupancy plot) for each pixel Vcal (charge) from 0V to 200V (101 steps) For each.
Sequencers SQO,SQC,SQL.
Introduction of Geoprocessing Lecture 9 3/24/2008.
Embedded Computer - Definition When a microcomputer is part of a larger product, it is said to be an embedded computer. The embedded computer retrieves.
The DCS Databases Peter Chochula. 31/05/2005Peter Chochula 2 Outline PVSS basics (boring topic but useful if one wants to understand the DCS data flow)
NETW3005 Virtual Memory. Reading For this lecture, you should have read Chapter 9 (Sections 1-7). NETW3005 (Operating Systems) Lecture 08 - Virtual Memory2.
1 Configuration Database David Forrest University of Glasgow RAL :: 31 May 2009.
Event Management. EMU Graham Heyes April Overview Background Requirements Solution Status.
Announcements Assignment 2 Out Today Quiz today - so I need to shut up at 4:25 1.
1 4 July 2006 Alan Barr - SCT DAQ Experience and plans from running the (SCT) DAQ at SR1 HEP Cosmics setup Running modes Problems Future.
ATLAS SCT/Pixel Off Detector Workshop, UCL, 15 June ROD Test Stand Lukas Tomasek LBL
IceCube DAQ Mtg. 10,28-30 IceCube DAQ: Implementation Plan.
Software and TDAQ Peter Lichard, Vito Palladino NA62 Collaboration Meeting, Sept Ferrara.
Some of the utilities associated with the development of programs. These program development tools allow users to write and construct programs that the.
Noise results from SR1 combined SCT barrel tests Summary of some initial results Alan Barr, UCL Pepe Bernabeu, Valencia.
Advanced Higher Computing Science The Project. Introduction Worth 60% of the total marks for the course Must include: An appropriate interface using input.
Chapter 7 Input/Output and Storage Systems. 2 Chapter 7 Objectives Understand how I/O systems work, including I/O methods and architectures. Become familiar.
Advanced Higher Computing Science
Advanced Computer Systems
Machine dependent Assembler Features
DAQ for ATLAS SCT macro-assembly
Java Beans Sagun Dhakhwa.
Chapter 9: Virtual-Memory Management
Chapter 2: System Structures
Chapter 2: Operating-System Structures
Overview Activities from additional UP disciplines are needed to bring a system into being Implementation Testing Deployment Configuration and change management.
Chapter 2: Operating-System Structures
Preliminary design of the behavior level model of the chip
Presentation transcript:

Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 SCT Needs for Full User Evaluation Peter W Phillips Rutherford Appleton Laboratory

Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 Contents Introduction Assumptions Foundations Configuration File Format “SCT API” Specific Concerns

Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 Introduction Most of the initial tests can be made, and are being made, using TestStand - but when it gets to the point where we wish to test SCT modules with ROD, rather than the other way round, we may need something more closely coupled to an environment suited to data analysis. It seems unlikely that a data acquisition using all elements of DAQ-1 could be made to function on a time scale suited to the ROD FDR - but maybe we don’t need it. What is most appropriate way forward?

Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 Assumptions That a valid route forward may be to take the analysis routines from SCTDAQ and to build a relatively simple ROOT based application running directly on the RCC, linked directly to the ROD and TIM libraries, which can perform arbitrary scans upon SCT modules and store the histogrammed data for further analysis. The scope of such a system would be limited to a relatively small number of modules, probably no more than one ROD. That the transfer of functionality from RCC to ROD will be staged. For instance, s-curves may initially be fitted by software running in RCC. Only when test systems come to be assembled on a large scale does it become important to implement this fitting in ROD. What are the boundaries and interfaces between DSP code, the ROD Library, “user” code (command layer) and DAQ-1?

Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 Foundations We have a structure to store ABCD configuration information. We have an efficient command generator for ABCD chips, outputting data in a format directly compatible with existing ROD primitives. We have utilities to read/write the contents of the configuration structure from/to ASCIIfiles, and to manipulate elements of the structure as may be required during scans. All of this was written in simple C code As shown this morning, much of this functionality has already been integrated into the ROD code. Under these circumstances, maybe TestStand is all we need?

Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 Configuration File Format Objectives To store calibration data and the contents of all ABCD registers of one module together in one simple ASCII file To keep the information in a form that can be easily read by machine or by the human eye, whilst keeping the size of the file to a minimum (6k) DCS information was deliberately omitted We end up with a cup of (SC)T that may not suit all tastes, but it should work. However, in the light of Gareth’s comments earlier today, we should perhaps think carefully about this format before its use becomes widespread!

Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 Configuration File Format Module active 1 select 0 Chip 00 address 0x20 active 1 config mask 0xffffffff 0xffffffff 0xffffffff 0xffffffff vthr 0x28 vcal 0x18 delay 0x10 preamp 0x18 shaper 0x19 rc_function 0 p0 0.00e+000 p1 0.00e+000 p2 0.00e+000 c_factor 1.00 trim 00-1f abcdef abcdef trim 20-3f trim 40-5f trim 60-7f Chip 01…. Is this sensible?

Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 SCT API This is an attempt to further define the functionality needed in order to be able to fully test SCT detector modules using RODs. The functionality is important, but the detail of its implementation is not. Some ideas are shown about how the very top level might appear, at least at a first pass, really just to help make clear the required functionality and processes. Only after further dialogue between those writing code at all levels will the final form of the system become clear.

Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 SCT API - Operator Requirements  To be able to read in system configuration information from persistent storage.  To be able to read in module configuration and calibration information from persistent storage.  To be able to vary the parameters of a module’s registers, from the system level down to the level of one chip.  To configure trigger parameters  To configure BOC parameters  To configure and execute scans  To retrieve, save, analyse and display scan data  To be able to define arbitrary groupings of modules and treat them differently when changing parameters, executing scans etc.

Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 SCT API - Configuring Modules "set"- upload parameters from the SBC to the ROD sct->setModuleBasicRegisters(); sct->setModuleTrimRegisters(); sct->setModuleMaskRegisters(); sct->setModuleCalParameters(); sct->setModuleAll(); sct->setModuleVariable(typ,val); sct->setChipVariable(chip,typ,val);

Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 SCT API - Configuring Modules "send"- request the RODs to send the formatted command strings, derived from the set structures, to the modules. The strings are probably assembled within the ROD, but this need not be the case notably in the early days. sct->sendModuleBasicRegisters(); sct->sendModuleTrimRegisters(); sct->sendModuleMaskRegisters(); sct->sendModuleAll();

Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 SCT API - Configuring Modules "get"- request the RODs to return to the SBC the current states of the relevant parameter or struct sct->getModuleBasicRegisters(); sct->getModuleTrimRegisters(); sct->getModuleMaskRegisters(); sct->getModuleCalParameters(); sct->getModuleAll(); sct->getModuleVariable(typ,&val); sct->getChipVariable(chip,typ,&val);

Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 SCT API - Configuring a Scan sct->setModuleAll(); sct->sendModuleAll(); sct->setTriggerType( trigger_group, trigger_type); sct->setTriggerMask( trigger_group); sct->resetTriggerMask( trigger_group); sct->setDataMode( data_group, data_type); sct->setFitParams( data_group, params[]); Might look something like this:

Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 SCT API - Configuring and Executing a Scan sct->setCalEnable( data_group, cal_mask); sct->setTimebinEnable( data_group, timebin_mask); sct->setScan( npoints, typ[], val[]); sct->setScan( npoints, typ, start, stop, step); sct->startScan(); sct->stepScan(); sct->getData( data_group, &size, &data_buffer ); sct->resetScan(); sct->resetData();

Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 SCT API - Notes Data Modes Each data group should process the data from its assigned links according to defined accumulation algorithms including: 1. Occupancy histogram (nhits x strip, for each plane) 2. Multiplicity histogram (nevents x nhits, for each plane and for each chip separately) 3. Occupancy per event (OPE) histogram (nhits x event, for each plane and each chip separately) 4. Fit Results Tables (params x strip, for each link) (Modes listed in order of desirability: they are not all needed now!)

Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 SCT API - Notes Trigger Groups Each output datalink can receive trigger bit streams from TIM, or from the master DSP serial ports 1 and 2. Data from both DSP serial port 1 and TIM is routed to the modules through the same mask register - we may need to store two values for this mask and to swap between them according to which stream is in use. Trigger Type We define an extensible number of predetermined trigger patterns from which the patterns loaded to each trigger source can be selected. Data Groups Each SCT module is assigned to one of a number of Data Groups. Each data group has its own settings to define how data from its members is processed. Ideally these groups would be arbitrary across a system of RODs, but we need to consider any restrictions that may be imposed by the ROD architecture.)

Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 Specific Concerns Buffer Sizes What is the largest event that can be handled without loss? Is this good enough? Histogramming Speed How long will it take to perform a calibration? Digital Configuration “Eye” plots SEUs and RESETs Error corrections Operation with Multiple Modules at 100kHz mean trigger rate When will we be in a position to try this? Scanning DCS values; External Triggering Do any event sizes fall through?

Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 References Characterisation Requirements Document: Operation of Barrel Modules - Present and Future: Electrical Tests of SCT Hybrids and Modules: SCT Module Test DAQ home page: SCT System Test home page: