Literature Review: A New Decomposition Algorithm for Threshold Synthesis and Generalization of Boolean Functions Paper by José L. Subirats, José M. Jerez,

Slides:



Advertisements
Similar presentations
Auto Tuning Neuron to Sliding Mode Control Application of an Auto-Tuning Neuron to Sliding Mode Control Wei-Der Chang, Rey-Chue Hwang, and Jer-Guang Hsieh.
Advertisements

Three Special Functions
Logic Circuits Design presented by Amr Al-Awamry
Combinational Circuits ENEL 111. Common Combinationals Circuits NAND gates and Duality Adders Multiplexers.
Part One. HOMEWORK 1 PART B 1. Compute the following using pipeline method a. e. i.12/4 b. f. J.49/7 c. g.3*10 d. h.91*14 2. Illustrate the generation.
VHDL Structural Architecture ENG241 Week #5 1. Fall 2012ENG241/Digital Design2 VHDL Design Styles Components and interconnects structural VHDL Design.
Forecasting impact of climate change on runoff coefficient in Limpopo basin using ANN MARCH , 2004AF_42 DAKAR WORKSHOP WELCOME TO THE SECOND AIACC.
Non-linear classification problem using NN Fainan May 2006 Pattern Classification and Machine Learning Course Three layers Feedforward Neural Network (FFNN)
Multiple Criteria for Evaluating Land Cover Classification Algorithms Summary of a paper by R.S. DeFries and Jonathan Cheung-Wai Chan April, 2000 Remote.
1 Boolean Satisfiability in Electronic Design Automation (EDA ) By Kunal P. Ganeshpure.
08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:
Carla P. Gomes CS4700 CS 4700: Foundations of Artificial Intelligence Prof. Carla P. Gomes Module: Neural Networks: Concepts (Reading:
September 30, 2010Neural Networks Lecture 8: Backpropagation Learning 1 Sigmoidal Neurons In backpropagation networks, we typically choose  = 1 and 
Boolean Unification EE219B Presented by: Jason Shamberger March 1, 2000.
Boolean Matching in Logic Synthesis. Equivalence of Functions Equivalence of two functions defined under l Negation of input variables l Permutation of.
Presenting: Itai Avron Supervisor: Chen Koren Characterization Presentation Spring 2005 Implementation of Artificial Intelligence System on FPGA.
TOPIC : Truth tables and Primitive Cubes
Fast Spectral Transforms and Logic Synthesis DoRon Motter August 2, 2001.
Radial Basis Function (RBF) Networks
Radial Basis Function Networks
Neurons, Neural Networks, and Learning 1. Human brain contains a massively interconnected net of (10 billion) neurons (cortical cells) Biological.
Artificial Intelligence Lecture No. 28 Dr. Asad Ali Safi ​ Assistant Professor, Department of Computer Science, COMSATS Institute of Information Technology.
Transistors and Logic Circuits. Transistor control voltage in voltage out control high allows current to flow -- switch is closed (on) control low stops.
Using Neural Networks in Database Mining Tino Jimenez CS157B MW 9-10:15 February 19, 2009.
Appendix B: An Example of Back-propagation algorithm
An informal description of artificial neural networks John MacCormick.
Applying Neural Networks Michael J. Watts
Computer Science 101 Circuit Design - Examples. Sum of Products Algorithm Identify each row of the output that has a 1. Identify each row of the output.
Linear Algebra. Circuits The circuits in computers and other input devices have inputs, each of which is either a 0 or 1, the output is also 0s and 1s.
Features of Biological Neural Networks 1)Robustness and Fault Tolerance. 2)Flexibility. 3)Ability to deal with variety of Data situations. 4)Collective.
Features of Biological Neural Networks 1)Robustness and Fault Tolerance. 2)Flexibility. 3)Ability to deal with variety of Data situations. 4)Collective.
Kuo-Hua Wang, Chung-Ming Chan, Jung-Chang Liu Dept. of CSIE Fu Jen Catholic University Slide: Chih-Fan Lai Simulation and SAT-Based Boolean Matching for.
ICS 252 Introduction to Computer Design Lecture 12 Winter 2004 Eli Bozorgzadeh Computer Science Department-UCI.
PARALLELIZATION OF ARTIFICIAL NEURAL NETWORKS Joe Bradish CS5802 Fall 2015.
Introduction to Neural Networks Introduction to Neural Networks Applied to OCR and Speech Recognition An actual neuron A crude model of a neuron Computational.
1  2004 Morgan Kaufmann Publishers Performance is specific to a particular program/s –Total execution time is a consistent summary of performance For.
Boolean Functions x 2 x 3 x f mapping truth table.
Logic Gates M. AL-Towaileb1. Introduction Boolean algebra is used to model the circuitry of electronic devices. Each input and each output of such a device.
1  2004 Morgan Kaufmann Publishers Lets Build a Processor Almost ready to move into chapter 5 and start building a processor First, let’s review Boolean.
Neural Networks. Background - Neural Networks can be : Biological - Biological models Artificial - Artificial models - Desire to produce artificial systems.
Where are we? What’s left? HW 7 due on Wednesday Finish learning this week. Exam #4 next Monday Final Exam is a take-home handed out next Friday in class.
Presented By Anna Fariha Roll : SN – 213 MS, 1 st Semester Session: Boolean Matching.
Circuit Synthesis A logic function can be represented in several different forms:  Truth table representation  Boolean equation  Circuit schematic 
How do you get here?
Chapter 13 Artificial Intelligence. Artificial Intelligence – Figure 13.1 The Turing Test.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patternson and Hennessy Text.
Pattern Recognition Lecture 20: Neural Networks 3 Dr. Richard Spillman Pacific Lutheran University.
Reducing Structural Bias in Technology Mapping
Combinational Circuits and Boolean
Logic Gates.
Transistors and Logic Circuits
Applying Neural Networks
MTE3 on , Tuesday 9:00-10:15, 10:30-11:45 AM 414W - PAB
Prepared by: Mahmoud Rafeek Al-Farra
Mapping into LUT Structures
Computers Logic Gates.
Instructor: Alexander Stoytchev
Boolean Operations 1 and 1 = 1.
3.4 Computer systems Boolean logic Lesson 2.
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
network of simple neuron-like computing elements
Neural Networks Chapter 5
Design Example “Date of Birth Problem”
FPGA Glitch Power Analysis and Reduction
Artificial Intelligence Lecture No. 28
Pattern Recognition & Machine Learning
Heuristic Minimization of Two Level Circuits
Binary Logic.
SYEN 3330 Digital Systems Chapter 2 – Part 1 SYEN 3330 Digital Systems.
Presentation transcript:

Literature Review: A New Decomposition Algorithm for Threshold Synthesis and Generalization of Boolean Functions Paper by José L. Subirats, José M. Jerez, and Leonardo Franco Published in IEEE Transactions on Circuits and Systems I in November, 2008

Thershold Functions What is a Threshold Function?

Threshold Functions

What is the significance of a threshold function? ◦ Model of a Neuron ◦ Important in Neural Networks

Selecting Output (Or/And) Determined by number of 1s in the output of the truth table When over half of the output of the truth table is 1, output function of final architecture is an OR Otherwise, output function is an AND

Selecting Output (Or/And)

Unate Function -Positive Unate variable: -Negative Unate variable: -Function is a Unate Function when all variables are either positive or negative unate

Unate Function What is the significance of the function being unate? All threshold functions are unate Checking for a unate function much quicker than checking for a threshold function Can eliminate non-threshold functions more quickly, speeding up overall computation time

Function Splitting First, find variable with highest influence Influence defined as the number of input vectors where the change of the variable changes the value of the function

Function splitting Split as follows, where x i is function with highest influence for function F 1 For case of OR representation:

Function Splitting Modification necessary for use of ‘don’t cares’ Again, for case of OR representation:

Results Comparisons to another threshold function algorithm published in IEEE Trans. (2005) Compared on number of gates, number of levels, and number of weights (interconnect) of generated circuits

Results

Results Algorithm works with truth vectors involving up to 21 inputs Can be applied to systems with significantly more inputs with the addition of standard processing steps used in circuit design

Results

Results With use of don’t cares, comparisons are made to standard algorithms- C4.5 decision tree algorithm, feedforward neural networks, and implementation of nearest neighbour algorithm For each function 60% of examples used for training, 40% used to test Results compared on terms of generalization ability

Results

Conclusions Without preprocessing, significant improvements to number of gates and levels for up to 21 inputs. With preprocessing, some improvement to number of gates and significant improvement to number of levels Increased amount of interconnect in both cases Generalization ability comparable to existing standard algorithms