Monitoring very high speed links Gianluca Iannaccone Sprint ATL joint work with: Christophe Diot – Sprint ATL Ian Graham – University of Waikato Nick McKeown.

Slides:



Advertisements
Similar presentations
CSE 413: Computer Networks
Advertisements

EE384Y: Packet Switch Architectures
Advanced Technology Laboratories page 1 Network Performance Monitoring at Small Time Scales Dina Papagiannaki, Rene Cruz, Christophe Diot.
Characteristics of Network Traffic Flow Anomalies Paul Barford and David Plonka University of Wisconsin – Madison SIGCOMM IMW, 2001.
Traffic Dynamics at a Commercial Backbone POP Nina Taft Sprint ATL Co-authors: Supratik Bhattacharyya, Jorjeta Jetcheva, Christophe Diot.
October 31, Metron Aviation, Inc. Dan Rosman Assessing System Impacts: Miles-in-Trail and Ground Delays.
L Event selection l Method l Combination l Summary and conclusion Color reconnection analysis for the summer conference 2001 in Budapest Thomas Ziegler,
1 Maintaining Packet Order in Two-Stage Switches Isaac Keslassy, Nick McKeown Stanford University.
MEMORY popo.
Presenter : Cheng-Ta Wu Kenichiro Anjo, Member, IEEE, Atsushi Okamura, and Masato Motomura IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39,NO. 5, MAY 2004.
May 8, High Speed Electrical Testing Jim Choate Intel Corporation.
Memory.
1 Overview Assignment 4: hints Memory management Assignment 3: solution.
May 9, High Speed Protocol Additions John Garney USB2.0 Hub Working Group Chair Intel Corporation John Garney USB2.0 Hub Working Group Chair Intel.
A Search Memory Substrate for High Throughput and Low Power Packet Processing Sangyeun Cho, Michel Hanna and Rami Melhem Dept. of Computer Science University.
Author : Xinming Chen,Kailin Ge,Zhen Chen and Jun Li Publisher : ANCS, 2011 Presenter : Tsung-Lin Hsieh Date : 2011/12/14 1.
A Scalable and Reconfigurable Search Memory Substrate for High Throughput Packet Processing Sangyeun Cho and Rami Melhem Dept. of Computer Science University.
Data Streaming Algorithms for Accurate and Efficient Measurement of Traffic and Flow Matrices Qi Zhao*, Abhishek Kumar*, Jia Wang + and Jun (Jim) Xu* *College.
1 An Efficient, Hardware-based Multi-Hash Scheme for High Speed IP Lookup Hot Interconnects 2008 Socrates Demetriades, Michel Hanna, Sangyeun Cho and Rami.
Multi-granular, multi-purpose and multi-Gb/s monitoring on off-the-shelf systems TELE9752 Group 3.
Fast Firewall Implementation for Software and Hardware-based Routers Lili Qiu, Microsoft Research George Varghese, UCSD Subhash Suri, UCSB 9 th International.
IP Routing Lookups Scalable High Speed IP Routing Lookups.
1 LAN Traffic Measurements Carey Williamson Department of Computer Science University of Calgary.
Profiling Network Performance in Multi-tier Datacenter Applications
High Performance All-Optical Networks with Small Buffers Yashar Ganjali High Performance Networking Group Stanford University
Analysis of a Statistics Counter Architecture Devavrat Shah, Sundar Iyer, Balaji Prabhakar & Nick McKeown (devavrat, sundaes, balaji,
1 Architectural Results in the Optical Router Project Da Chuang, Isaac Keslassy, Nick McKeown High Performance Networking Group
Packet Classification on Multiple Fields Pankaj Gupta and Nick McKeown Stanford University {pankaj, September 2, 1999.
EE 122: Router Design Kevin Lai September 25, 2002.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Introduction.
Ne X tworking’03 June 23-25,2003, Chania, Crete, Greece The First COST-IST(EU)-NSF(USA) Workshop on EXCHANGES & TRENDS IN N ETWORKING Challenges and issues.
Katz, Stoica F04 EECS 122: Introduction to Computer Networks Switch and Router Architectures Computer Science Division Department of Electrical Engineering.
Networking and Internetworking Devices Networks and Protocols Prepared by: TGK First Prepared on: Last Modified on: Quality checked by: Copyright 2009.
1 Presenter: Chien-Chih Chen Proceedings of the 2002 workshop on Memory system performance.
Routers with Small Buffers Yashar Ganjali High Performance Networking Group Stanford University
Can Google Route? Building a High-Speed Switch from Commodity Hardware Guido Appenzeller, Matthew Holliman Q2/2002.
Chapter 4 Queuing, Datagrams, and Addressing
Computer Networks Switching Professor Hui Zhang
Department of Computer Science and Engineering Applied Research Laboratory 1 A Hardware Based TCP/IP Processing Engine David V. Schuehler
ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.
IP Address Lookup Masoud Sabaei Assistant professor
POSTECH DP&NM Lab. Internet Traffic Monitoring and Analysis: Methods and Applications (1) 5. Passive Monitoring Techniques.
Scalable and Efficient Data Streaming Algorithms for Detecting Common Content in Internet Traffic Minho Sung Networking & Telecommunications Group College.
Vladimír Smotlacha CESNET Full Packet Monitoring Sensors: Hardware and Software Challenges.
ECE 526 – Network Processing Systems Design Packet Processing I: algorithms and data structures Chapter 5: D. E. Comer.
Designing Packet Buffers for Internet Routers Friday, October 23, 2015 Nick McKeown Professor of Electrical Engineering and Computer Science, Stanford.
EECB 473 DATA NETWORK ARCHITECTURE AND ELECTRONICS PREPARED BY JEHANA ERMY JAMALUDDIN Basic Packet Processing: Algorithms and Data Structures.
1 Aggregate Traffic Performance with Active Queue Management and Drop from Tail Christophe Diot, Gianluca Iannaccone, Martin May Sprint ATL, Università.
Metadata Management of Terabyte Datasets from an IP Backbone Network: Experience and Challenges Sue B. Moon and Timothy Roscoe.
1 Dynamic Pipelining: Making IP- Lookup Truly Scalable Jahangir Hasan T. N. Vijaykumar School of Electrical and Computer Engineering, Purdue University.
Jennifer Rexford Princeton University MW 11:00am-12:20pm Measurement COS 597E: Software Defined Networking.
Vladimír Smotlacha CESNET High-speed Programmable Monitoring Adapter.
Department of Computer Science and Engineering Applied Research Laboratory Architecture for a Hardware Based, TCP/IP Content Scanning System David V. Schuehler.
Efficient Cache Structures of IP Routers to Provide Policy-Based Services Graduate School of Engineering Osaka City University
An Efficient Gigabit Ethernet Switch Model for Large-Scale Simulation Dong (Kevin) Jin.
An Efficient Gigabit Ethernet Switch Model for Large-Scale Simulation Dong (Kevin) Jin.
Accurate And Flexible Flow-Based Monitoring For High-Speed Networks REPORTER: HSUAN-JU LI 2014/12/25 Field Programmable Logic and Applications (FPL), 2013.
1 A quick tutorial on IP Router design Optics and Routing Seminar October 10 th, 2000 Nick McKeown
1 How scalable is the capacity of (electronic) IP routers? Nick McKeown Professor of Electrical Engineering and Computer Science, Stanford University
The Fork-Join Router Nick McKeown Assistant Professor of Electrical Engineering and Computer Science, Stanford University
1 Monitoring: from research to operations Christophe Diot and the IP Sprintlabs ipmon.sprintlabs.com.
Sven Ubik, Aleš Friedl CESNET TNC 2009, Malaga, Spain, 11 June 2009 Experience with passive monitoring deployment in GEANT2 network.
Network layer (addendum) Slides adapted from material by Nick McKeown and Kevin Lai.
1 Building big router from lots of little routers Nick McKeown Assistant Professor of Electrical Engineering and Computer Science, Stanford University.
Addressing: Router Design
EE 122: Lecture 7 Ion Stoica September 18, 2001.
Techniques and problems for
Online NetFPGA decision tree statistical traffic classifier
Author: Xianghui Hu, Xinan Tang, Bei Hua Lecturer: Bo Xu
Lu Tang , Qun Huang, Patrick P. C. Lee
Presentation transcript:

Monitoring very high speed links Gianluca Iannaccone Sprint ATL joint work with: Christophe Diot – Sprint ATL Ian Graham – University of Waikato Nick McKeown – Stanford University

November 2nd, 2001IMW Packet-level trace collection: the DAG example Optical splitter to divert part of the signal toward the capture card. The capture card stores a record with a timestamp for each packet. The card uses the PCI bus to transfer the records to the host main memory. It is used by the Sprint IP Monitoring Project.

November 2nd, 2001IMW Challenges for next generation capture devices PCI bus throughput: –PCI 66Mhz/64bit is already challenged at OC-48 speed. Storage capacity and data management: –Several terabytes per trace collection. Memory access speed. Disk array speed: –OC-192 would require roughly 250Mbytes/sec (64 byte records, 300 byte average packet size).

November 2nd, 2001IMW Challenges for next generation capture devices (contd) Deployment of extensive monitoring facilities inside the routers: –Backplane speeds are in the order of hundreds of Gbps; –Stringent power and space constraints; –Switched backplanes reduce the advantage of being inside the router.

November 2nd, 2001IMW Our Goals Be capable of collecting packet at OC-192 speed with the current PCI technology. Develop a 4:1 compression technique. Minimize the loss of information due to compression.

November 2nd, 2001IMW System requirements Online processing required for compression. At OC-192 speed (10Gbps), a new packet arrives every 240ns (300-byte packets). –We can assume large average packet sizes because we can buffer incoming packets (once timestamped).

November 2nd, 2001IMW From packet traces to flow traces Store information at the flow-level: –a flow is defined by the usual 5-tuple. Flow information are shared among all the packets belonging to the same flow. Store few information per packet: –packet arrival time; –size; –sequence numbers –…

November 2nd, 2001IMW Flow and packet records TCP: 28 bytes/flow; 16 bytes/pkt; UDP: 20 bytes/flow; 12 bytes/pkt; Other: 16 bytes/flow; 12 bytes/pkt;

November 2nd, 2001IMW Flow termination Records of terminated flows are dumped to the host memory (and then to disk). Flow termination relies on a timeout: –A short timeout will require less memory; –A long timeout will give better compression rates; –Anyway, the timeout does not affect the accuracy of the system because we can post- process the trace;

November 2nd, 2001IMW Flow fragmentation Long-lived flows can be a problem: –Large records and high bursts of traffic on the PCI bus; We set a limit to memory occupancy for a flow record (with relative packet records): –If the memory limit is exceeded, the Record Number is increased and the record is stored. –When the flow terminates the entire record is stored to disk with the Last Record flag set.

November 2nd, 2001IMW Memory required

November 2nd, 2001IMW Preliminary performance study We have built a simple emulator to compress a packet-level trace. 5 different traces with different link utilizations and traffic patterns. Compression rates ranging between 3.20 and 4.02 (compared to DAG3 packet traces).

November 2nd, 2001IMW Hardware architecture Steps required in trace collection: –process framing information; –timestamp the packet; –classify the packet; –update flow/packet record; –store terminated flows to disk (background); All these steps can be pipelined: –Each step can be performed during the interval between two packet arrivals.

November 2nd, 2001IMW Packet classification May be very expensive in terms of computation time and resources: –One-to-one mapping between packets and flows. But a simple hash function may be enough: –Requires a large amount of fast memory; –Collisions can be solved using a second hash function or a lookup trie.

November 2nd, 2001IMW Conclusion New compression techniques are necessary to monitor OC-192/OC-768 links. We have proposed a novel scheme for flow- based trace collection. We have shown how to achieve compression ratio of 4:1 without losing much information.

November 2nd, 2001IMW Open issues and future work Detailed cost analysis (chipsets, memory). Packet classification performance. Second stage of record compression. Techniques to cope with traffic anomalies. Sampling techniques.