STMicroelctronics Laroussi Bouzaida Central R&D/ Test Solutions Department Mgr Crolles - France STIL-based D2T Flow.

Slides:



Advertisements
Similar presentations
UNIT 8: Synthesis Basics
Advertisements

XXX IEEE MEDIA INDEPENDENT HANDOVER DCN: XXX Title: MRPM – an augmenting feature for MIH Date Submitted: July 15,
Z. Stamenković 1, M. Giles 2, and F. Russi 2 1 IHP GmbH, Frankfurt (Oder), GERMANY 2 Synopsys Inc., Mountain View, CA, USA 13th IEEE European Test Symposium,
Top-Down Network Design Chapter Nine Developing Network Management Strategies Copyright 2010 Cisco Press & Priscilla Oppenheimer.
Space Missions Can Your Library Automation Software Do This? David Hook MDA
Xtensa C and C++ Compiler Ding-Kai Chen
VLSI-SoC, Atlanta J. Dalmasso, ML Flottes, B. Rouzeyre CNRS/ Univ. Montpellier II France 1 17/10/2007.
4/14/2015Fractal Technologies Confidential Fractal Technologies Validation Software & Services.
LECTURE 4: The VHDL N-bit Adder
9-Oct-2002Prasad et al., ITC'021 A New Algorithm for Global Fault Collapsing into Equivalence and Dominance Sets A. V. S. S. Prasad Agere Systems, Bangalore.
Presenter: Dilip Vasudevan Supervisor: Dr.Aristides Efthymiou University of Edinburgh 1 September th UK Async Forum Manchester Partial Scan Test.
Ch.3 Overview of Standard Cell Design
Prepared by: Beatrice Powell April 2012 Modified by: Sue Dawson September 2012.
CSE241 Formal Verification.1Cichy, UCSD ©2003 CSE241A VLSI Digital Circuits Winter 2003 Recitation 6: Formal Verification.
DICOM and Integrating the Healthcare Enterprise: Five years of cooperation and mutual influence Charles Parisot Chair, NEMA Committee for advancement of.
The Design Process Outline Goal Reading Design Domain Design Flow
Design Team Project: Physical Design ( Layout ) Kyungseok Kim ELEC 7770 Advanced VLSI Design Lecturer: Dr. Vishwani D. Agrawal.
Porting EDIF to Viva Sreesa Akella, Heather Wake, Duncan Buell, James P. Davis Department of Computer Science and Engineering, University of South Carolina.
IC-SOC STEAC: An SOC Test Integration Platform Cheng-Wen Wu.
1 Chapter 13 Cores and Intellectual Property. 2 Overview FPGA intellectual property (IP) can be defined as a reusable design block (Hard, Firm or soft)
An Introduction to Synopsys Design Automation Jeremy Lee November 7, 2007.
SiliconAid Solutions, Inc. Confidential SAJE SiliconAid JTAG Environment Overview – Very Short.
ECE 699: Lecture 2 ZYNQ Design Flow.
BIST vs. ATPG.
Class Design Project - Test Generation 1 Class Design Project Test Generation Hillary Grimes III ELEC Project Presentation April 26, 2007.
Foundation and XACTstepTM Software
XBRL is an XML-based (Extensible Markup Language) platform for the analysis, exchange, and reporting of financial information with the purpose.
Testing and DFT tools ( Installed in our PLD Lab ) Maksim Jenihhin IXX9500 Doktoriseminar TURBO TESTER.
Spectra Software Defined Radio Products Applying Model Driven Design, Generative Programming, and Agile Software Techniques to the SDR Domain OOPSLA '05.
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
Transition and flow Effective Communication in Management and Business Seminar 11 John Morgan.
Offline Programming to Online using IPS
Alec Stanculescu, Fintronic USA Alex Zamfirescu, ASC MAPLD 2004 September 8-10, Design Verification Method for.
1 Fitting ATE Channels with Scan Chains: a Comparison between a Test Data Compression Technique and Serial Loading of Scan Chains LIRMM CNRS / University.
Marketing Director A new ATE company lowering product test cost through DFT solutions.
Mugil Vannan H ST Microelectronics India Pvt. Ltd, Noida
Presenter : Ching-Hua Huang 2013/9/16 Visibility Enhancement for Silicon Debug Cited count : 62 Yu-Chin Hsu; Furshing Tsai; Wells Jong; Ying-Tsai Chang.
NETWORK FILE ACCESS SECURITY Daniel Mattingly EKU, Dept. of Technology, CEN/CET.
1 PAR Presentation DASC meeting at DAC, June 21, 2001 Project title: A standard for an Advanced Library Format (ALF) describing Integrated Circuit (IC)
Xilinx Development Software Design Flow on Foundation M1.5
Using SAS® Information Map Studio
Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.
© 2004 IBM Corporation IBM ^ z/VM Module 2: Conversational Monitor System (CMS)
1 An Update on Verilog Ξ – Computer Architecture Lab 28/06/2005 Kypros Constantinides.
Tom Newsom Vice President & General Manager SOC Business Unit May 2003 Agilent Technologies Accelerating the Future of DFT.
DFT Compiler Synopsys Customer Education Services
Fall 08, Oct 31ELEC Lecture 8 (Updated) 1 Lecture 8: Design, Simulation Synthesis and Test Tools ELEC 2200: Digital Logic Circuits Nitin Yogi
Business Trends and Design Methodologies for IP Reuse Allen C.-H. Wu Department of Computer Science Tsing Hua University Hsinchu, Taiwan, R.O.C {
XML:Managing data exchange. 2 Central problems of data management Capture Storage Retrieval Exchange.
STIL Support IMS Design and Test Software, Oct 2002.
By Praveen Venkataramani
Describing target hardware in debuggers Aaron Spear DEBUG TECHNOLOGIES ARCHITECT ACCELERATED TECHNOLOGY DIVISION Feb 2006 DSDP Meeting/Toronto.
Concept V2.5 Lesson 10 Objectives: After completing this lesson, the learner will be able to:  Define what is described by the term “Project”.  Describe.
Gedae, Inc. Gedae: Auto Coding to a Virtual Machine Authors: William I. Lundgren, Kerry B. Barnes, James W. Steed HPEC 2004.
CMSD IT Governance Stakeholder Map Executive Leadership IT Alignment Work Group (Information Technology Alignment) SME Group / Super-Users End Users IT.
Copyright © 2010, SAS Institute Inc. All rights reserved. SAS ® Using the SAS Grid.
Computing Higher – SD Unit - Topic 8 – Procedure and Standard Algorithms P Lynch, St Andrew’s High School Unit 2 Software Development Process Topic.
Storage dashboard Status report A.Baranovski 12/10/07.
P Test Program Flow Assumptions Flow constructs are owned / developed / implemented by Test or Test Development (TD) Engineering group Usually TD.
Routing Wire Optimization through Generic Synthesis on FPGA Carry Hadi P. Afshar Joint work with: Grace Zgheib, Philip Brisk and Paolo Ienne.
Parallel I/O Performance Study and Optimizations with HDF5, A Scientific Data Package Christian Chilan, Kent Yang, Albert Cheng, Quincey Koziol, Leon Arber.
Los Alamos National Laboratory Streams-C Maya Gokhale Los Alamos National Laboratory September, 1999.
IEEE 1450 Working Group - A Status Report -
Testability in EOCHL (and beyond…)
Non contiguous additional bandwidth mode
ECE 699: Lecture 3 ZYNQ Design Flow.
STIL P1450.4: A Standard for Test Flow Specification
Proposed solution for comments on Beam modes
Channelization for China’s Spectrum
Xilinx Alliance Series
Presentation transcript:

STMicroelctronics Laroussi Bouzaida Central R&D/ Test Solutions Department Mgr Crolles - France STIL-based D2T Flow

L. BouzaidaSTIL Flow Oct2002 Why STIL in our D2T flow n Use standard, vendor independent format n Already generated by most of ATPG n Allows to: –Reduce the D2T turn-around –Optimize the test development flow n Enables easier communication between EDA and ATE environments (LCT Initiative)

L. BouzaidaSTIL Flow Oct2002 Supported features n ST/D2T supports Synopsys/TetraMAX Patterns: IEEE Std and P extension Basic features – –Signals block – –SignalGroups block – –Timing section – –Pattern Burst – –Pattern – –Spec section Other Features – – Scan Structures section – –Procedures and Macros – –Call and Macro statements – –Shift block – –Condition statement – –Vectors data mapping (WFCmap)

L. BouzaidaSTIL Flow Oct2002 STIL to ATE flow Design Infos (Netlist, IO Library ) STIL TetraMAX Design Infos (Netlist, IO Library ) TetraMAX STIL Design Infos (Netlist, IO Library ) STIL Simulation, Other ATPG WGL VCD …

L. BouzaidaSTIL Flow Oct2002 STIL/WGL performances n Patterns processing significantly reduced with STIL versus WGL format n Up to 50% processing time saving with STIL

L. BouzaidaSTIL Flow Oct2002 STIL to ATE usage

L. BouzaidaSTIL Flow Oct2002 Current activity n STIL reader and writer available in D2T/XUtile production release n On going work with EDA and ATE companies to reduce the test development flow (direct STIL reading). Some application are emerging with Low Cost ATEs n Extension to support full standard features: –Patterns List and Patterns Exec –Domain names –Include –Break Point

L. BouzaidaSTIL Flow Oct2002 Conclusions n STIL patterns format support and deployment within ST Divisions n We see a significant process time reduction even if STIL is considered as a classicalvector format n Coordination between EDA environment and users (like ST) to be aligned regarding the supported features