GBT K-band Focal Plane Array Monitor and Control Interface, Cryogenic LNA Bias System February 27, 2008.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

Hardware Integration of the Prototype Wes Grammer NRAO September 24-26, 2012EOVSA Prototype Review1.
RIT Senior Design Project D3 Engineering Camera Platform Friday October 9, :30 to 1:00pm.
Arduino Guitar Pedal Ian Andal IME 458 Dr. Pan.
Aloha Observatory Design Cabled Observatory Presentation School of Ocean and Earth Science and Technology February 2006.
Microprocessor 8085/8086 Lecturer M A Rahim Khan Computer Engineering and Networks Deptt.
Data Acquisition ET 228 Chapter
Keith MorrisEVLA Front-End CDR – New EVLA Receiver Card Cage April 24, EVLA Front-End CDR The New EVLA Receiver Card Cage.
Parts & Functions of a Computer. 2 Functions of a Computer.
Author George Peck EVLA Hardware Monitor and Control PDR March 13, APPLICATIONS AND DEVICE INTERFACE ISSUES.
Linux Migration GBT e2e Software Review May 3, 2005 Ramon Creager Melinda Mello
Verigy V93000 Service Training
Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese.
LarTPC Electronics Meeting Current Work at MSU Fermilab Dan Edmunds 23-February-2010.
ATA Antennas Feeds and Systems NSF Review 8/05/08 Jack Welch.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
Deon Blaauw Modular Robot Design University of Stellenbosch Department of Electric and Electronic Engineering.
Team Members Jordan Bennett Kyle Schultz Min Jae Lee Kevin Yeh.
Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array Spectrometer PDR John.
PIC microcontrollers. PIC microcontrollers come in a wide range of packages from small chips with only 8 pins and 512 words of memory all the way up to.
David MacNair POWER SUPPLY 3/30/20061 Ethernet Power Supply Controller.
Critical Design Review 27 February 2007 Black Box Car System (BBCS) ctrl + z: Benjamin Baker, Lisa Furnish, Chris Klepac, Benjamin Mauser, Zachary Miers.
ZTF Interconnecting Scheme Stephen Kaye
TF Joint Voltage Drop Instrumentation Robert Marsala (609) Hans Schneider (609) Engineering Operations August 7, 2003 TF_JOINT_Final_Design_Review.ppt.
Bob Hayward Receiver Engineer Feed & Front End PDR Feb Feed & Front End PDR Monitor & Control and Cryogenics.
Low Voltage Power Requirement of TOF FEEs. Maximum tray. Low Noise:  Periodic and Random Distortion (PARD) < few mV RMS Floating.
LSU 06/04/2007Expanding the BASIC Stamp1 Expanding the BASIC Stamp: Useful peripherals Programming Unit, Lecture 6.
Power Supply Controller Architecture
Objectives How Microcontroller works
Identifying SLC 500™ System Components. SLC 500 System Options  The SLC 500 line of processors comprises both fixed and modular processor styles.:
Segway Controller Notes. = connection on top layer of circuit board = connection on bottom layer of circuit board Ground Plane: Areas enclosed by the.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Exercise 2 The Motherboard
Basic Stamp Free Pins These pins can be used by the operator for digital Inputs and Outputs Used Pins 0.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Author George Peck EVLA System PDR December 4-5, EVLA Monitor and Control Hardware.
Vector Modulator AMC board Marcin Smelkowski Warsaw University od Technology PERG – ISE Presentation is based on „Draft.
LNA DC Bias Module Approach Block Diagram Schematic Program Plan
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
Aquatic Spectrometer & Turbidity Meter ECE 4007 L1, Group 8 Paul Johnson Daniel Lundy John Reese Asad Hashim.
K band History Science workshop determined efficiency improvements necessary for K Band: weather, observing requests, mapping programs. Only enough funds.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 3 – The Motherboard.
FIFO 64KX9 FIFO 64KX9 CLOCK D/A Converter 10 bit D/A Converter 10 bit Up-Converter LO Down ConverterIntegrator To DAQ Card 9 Bit Basic Schematic of.
A Modular K-Band Focal Plane Array for the Green Bank Telescope Matt Morgan National Radio Astronomy Observatory 9/28/2007.
Paul Harden VLA Veteran EVLA LO-IF PDR 22 January EVLA IF/LO EVLA “LOW BAND” CONVERTERS For 4/P/L/S/C and Ku Bands.
FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.
Programmable Logic Controllers
Mark Randall & Kevin Claycomb Faculty Advisor: David Mitchell Industrial Sponsor: IEEE.
Assumptions: Cockcroft-Walton photomultiplier bases are the same for all ECAL sections Digital to analog converters are installed on the distribution boards.
K-Band Focal Plane Array Project Engineering Overview Matt Morgan National Radio Astronomy Observatory 2/27/2008.
2/June/2009LHCb Upgrade1 Single ended ADC Differential ADC –Convert single ended signal to differential (use AD8138 amp) –ASIC differential output ADC.
GBT Focal Plane Array K band 7 Pixel Steven White Program Manager.
Instructor: Chapter 2: The System Unit. Learning Objectives: Recognize how data is processed Understand processors Understand memory types and functions.
Instructor: Syed Shuja Hussain Chapter 2: The System Unit.
COMPUTER COMPONENTS Ms Jennifer Computer Components.
BATCH MEMBERS R.ABHISHEK-08N41A0401 K.DHEERAJ REDDY-08N41A0412 S.RAJENDRA REDDY-08N41A0458 JYOTHISHMATHI COLLEGE OF ENGINEERING AND TECHNOLOGY,TURKAPALLY.
A Wireless Local Area Network by Raymond Woodward.
Developing a Sonar Sub-System for a Submarine to Obtain Time Delays between Received Signals Gary Eades Dy Eang Diana Fuertes 12/04/2007 ECE4884 L03 Dr.
Aloha Observatory Design
Cosmic Microwave Technology, Inc.
ProtoDUNE - SP SLOW CONTROLS MEETING 11/11/2016 CERN – EP/DT
EXTERNAL GUIDE INTERNAL GUIDE
PERSPECTIVE ON MICROWAVE MONITOR AND CONTROL INTERFACES
EVLA Advisory Committee Meeting System Status
EEG Probe Project Grant G. Connell.
Data Transmission System Digital Design Chris Langley NRAO
Eye Movement Tracking Device Senior Design Project: P09004
EVLA Advisory Committee Meeting System Status
EVLA Advisory Panel Mtg. System Overview
Presentation transcript:

GBT K-band Focal Plane Array Monitor and Control Interface, Cryogenic LNA Bias System February 27, 2008

Existing Bias Technology KFPA Requirements Cryo LNA Bias Cards –4 or 6 bias channels/card, screwdriver adjusted Vdrain and Vgate, servo Idrain. –Card caged, each card 8.5 x 4.5 x 0.5”, 28 in 3 sp. – 19” Rack. –2 wires per amp stage plus ground via hermetic feedthrough. KFPA will have 61 pixels, 2 polarizations, 4 amp stages: –488 Vdrain, 488 Vgate, 122 LED lines, plus grounds. –82 – 6 channel cards, 12 rack spaces (21”) –1220 pin hermetic feed through including LEDs and grounds Decision: –Bias regulators inside the dewar, adjust them remotely. –LNA Bias becomes more dependant on M+C

Existing NRAO M+C Technology VLBA Standard Interface Board –256 Control bits, 256 Monitor bits, 64 Analog channels 11 MHz 57k GBT Gregorian Receiver Interface –48 Control bits, 50 Monitor bits, 56 Analog channels, 8 Analog sources 11 MHz 57k –RF attenuating enclosure, filtered connectors, 12 x 7 x 4” –Analog channels are 12 bits

KFPA Monitor and Control Needs ~2000 Analog monitor points –488 Cryo LNA stages, Vd, Id, Vg –61 Noise cal Id, plus overall Vd, Vg –61 I-LED –61 Down Converter LO levels, Amplifiers bias –15K, 50K, 300K, Vacuum, Power Supplies >7000 Digital M+C points –61 Down Converter Attenuators x2, 4-5 bits –488 Cryo LNA stage bias settings, 8 bits –61 LED On/Off –Cryo state, S/R, Cal State… Thousands of wires, 1-2m long.

KFPA Monitor and Control Needs Increase Monitor and Control distribution –Build M+C capability into individual receiver modules. –Use serial lines for communication with modules. –Ethernet to GBT Network with COTS single board as go-between. Benefits –Fewer dewar feed throughs. –No long line problems. –COTS: Inter-Integrated Circuit (IIc, I2C, I 2 C). Disadvantages –New for GB Receiver –Interference, Clock runs at 400 kHz

Cryogenic LNA Bias, ALMA

Cryogenic LNA Bias

ALMA Bias regulator circuit. 8 - Dual, non-volatile, 8 bit, IIc potentiometers controlling voltage references to create Vdrain-set and Idrain-set for regulator. Two 10 bit, 12 channel, IIc A/D converters, scaled, monitor Vd, Id, Vg, I-LED (drop two Vg measurements on later amp stages). Each pixel enabled or isolated by IIc bus buffer, selected by IIc I/O Expander external to the pixel. Bias and Monitor for both polarizations fits on 2 x 3” PC card, 61 cards and mother board fit in 9 x 9 x 4”. Bias card array is contained in a pod off the dewar.

Monitor and Control

Each module contains IIc A/D’s and I/O Expanders and is enabled or isolated by IIc bus buffer, selected by IIc I/O Expander external to the module. Additional IIc M+C boards constructed for non-module monitor and control functions. Multiple IIc busses isolate subsystems and decrease M+C scan time.

Summary and Comments Thousands of Monitor and Control points distributed over entire receiver chassis communicating via a serial bus instead of points wired to a central unit. COTS single board computer interfaces between M+C nodes and GBT M+C System and is located outside the dewar. RFI Mitigation: –We strongly advise not running M+C scans during observing scans, rather in between scans. –A/D converters will be set for external (bus) clock, single board computer is enclosed in an RF attenuating enclosure, low pass feed throughs will be used.