28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.

Slides:



Advertisements
Similar presentations
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.
Advertisements

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.
J. Varela, CERN & LIP-Lisbon Tracker Meeting, 3rd May Partitions in Trigger Control J. Varela CERN & LIP-Lisbon Trigger Technical Coordinator.
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.
Ancillary firmware for the NSW Trigger Processor Lorne Levinson, Weizmann Institute for the NSW Trigger Processor Working Group NSW Electronics Design.
1 Alan Barr, UCL Fixed Frequency Trigger Veto The problem: –Currents in wire bonds in presence of strong magnetic fields –DC current not a problem (small.
ALICE Trigger System Features Overall layout Central Trigger Processor Local Trigger Unit Software Current status On behalf of ALICE collaboration:D. Evans,
5th April, 2005JEM FDR1 Energy Sum Algorithm In all stages saturate outputs if input is saturated or arithmetic overflow occurs Operate on 40Mb/s data.
June 2006Juan A. Valls - FPA Project1 Producción y validación de los RODs Read-Out Driver (ROD)
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
1 CTP DCS luminosity monitoring A. Jusko, R. Lietava, J. Urban.
1 ROD US ATLAS FDR, ROD Overview Atlas Wisconsin Group Khang Dao, Damon Fasching, Douglas Ferguson, Owen Hayes, Richard Jared, John Joseph, Krista Marks,
ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Interfaces to ROD Crate Components - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane,
FDR of the End-cap Muon Trigger Electronics 1/Mar./04 1 Slice Test (SLT) of TGC electronics Introduction Simulation Trigger part SLT Wire Wire and Signal.
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: COSTS ESTIMATE1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.
11 CTP Training A.Jusko, M. Krivda and R.Lietava..
ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Changes TIM-2->TIM-3A->TIM-3B - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin.
ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Firmware - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin Postranecky TIM Firmware.
Claudia-Elisabeth Wulz Institute for High Energy Physics Vienna Level-1 Trigger Menu Working Group CERN, 9 November 2000 Global Trigger Overview.
Sophie BaronTTC1 TTC status February 2005 ATLAS electronics.
ATLAS Read Out Driver Aloisio, Capasso, Della Pietra, della Volpe, Izzo.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky : TIM PCB1 ATLA S SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics Martin.
Claudia-Elisabeth Wulz Anton Taurok Institute for High Energy Physics, Vienna Trigger Internal Review CERN, 6 Nov GLOBAL TRIGGER.
J. Varela, LIP-Lisbon/CERN LEADE WG Meeting CERN, 29 March 2004 Requirements of CMS on the BST J. Varela LIP Lisbon / CERN LHC Experiment Accelerator Data.
27/7/00 dah TIM: PLDs Device Type Lattice (formerly Vantis/AMD) Mach4 and Mach5. Electrically, erasable, CPLDs. Programmed in-circuit via JTAG pins. Design.
Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.
28/03/2003Julie PRAST, LAPP CNRS, FRANCE 1 The ATLAS Liquid Argon Calorimeters ReadOut Drivers A 600 MHz TMS320C6414 DSPs based design.
Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.
LHCb front-end electronics and its interface to the DAQ.
July 17, 2013 CERN T. Flick University of Wuppertal.
TGC Timing Adjustment Chikara Fukunaga (TMU) ATLAS Timing Workshop 5 July ‘07.
28 June 2004ATLAS Pixel/SCT TIM FDR/PRR1 TIM tests with ROD Crate John Hill.
ATLAS SCT/Pixel TIM FDR/PRR28 July 2004 Resonant Triggers - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin Postranecky.
Trigger Meeting: Greg Iles5 March The APV Emulator (APVE) Task 1. –The APV25 has a 10 event buffer in de-convolution mode. –Readout of an event =
US ATLAS SCT ROD FDR 20 August 2002 The University of Wisconsin, Madison ATLAS Silicon ROD Testing.
TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.
BCID Reset T.Dai, H.Boterenbrood, E.Pasqualucci Mar. 26 th 2009 MDT JTAG and BCID/ECID Reset Meeting 1.History; 2.BCID of First Bunch.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
Vienna Group Discussion Meeting on Luminosity CERN, 9 May 2006 Presented by Claudia-Elisabeth Wulz Luminosity.
Pedro AmaralLECC-2004, Boston, Sep1 The ATLAS Level-1 Central Trigger System On behalf of: Pedro Borrego Amaral, N. Ellis, P. Farthouat, P. Gallno,
18/05/2000Richard Jacobsson1 - Readout Supervisor - Outline Readout Supervisor role and design philosophy Trigger distribution Throttling and buffer control.
M. Adinolfi – University of Oxford – MAPMT Workshop – Imperial College 27 June Status of the PINT chip M. Adinolfi University of Oxford.
NA 62 TTC partition timing T.Blažek, V.Černý, R.Lietava, M.Kovaľ, M.Krivda Bratislava, Birmingham We are developing procedures for timing parameter adjustment.
ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.
Sergio Vergara Limon, Guy Fest, September Electronics for High Energy Physics Experiments.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky : TIMING & JITTER1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.
R. SpiwoksTWEPP09, Paris, 23-SEP Framework for Testing and Operation of the ATLAS Level-1 MUCTPI and CTP R. Spiwoks 1, D. Berge 1, N. Ellis 1, P.
TDAQ status and plans for 2008 Carlos Solans TileCal Valencia meeting 17th December 2007.
Status and Performance of the ALICE Trigger Electronics
ATLAS SCT/Pixel TIM FDR/PRR
ATLAS SCT/Pixel TIM FDR/PRR
TTC signals: Global Trigger and Global Muon Trigger
Experience with DAQ for ATLAS SCT
Physics & Astronomy HEP Electronics
ATLAS Local Trigger Processor
L0 processor for NA62 Marian Krivda 1) , Cristina Lazzeroni 1) , Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava,
ATLAS L1Calo Phase2 Upgrade
TTC system and test synchronization
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
John Lane Martin Postranecky, Matthew Warren
TileCal ROD Commissioning Counting Room Installation
Trigger system Marián Krivda (University of Birmingham)
M. Krivda for the ALICE trigger project, University of Birmingham, UK
Trigger Frequency Analysis & Busy/Veto on the SCT TIM
Data Concentrator Card and Test System for the CMS ECAL Readout
The Trigger Control System of the CMS Level-1 Trigger
TTC setup at MSU 6U VME-64 TTC Crate: TTC clock signal is
Presentation transcript:

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics Martin Postranecky John Lane, Matthew Warren ATLAS - SCT TIM OVERVIEW

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW2 TTC ( Timing, Trigger and Control) Interface Module Clock: BC Bunch Crossing clock Fast Commands: L1A Level-1 Accept ECR Event Counter Reset BCR Bunch Counter Reset CAL Calibrate signal FER Front End Reset Event ID: L1ID 24-bit Level-1 trigger no. BCID 12-bit Bunch Crossing no. TTID 8-bit Trigger Type

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW3 TIM CONTEXT The TIM transmits the clock, fast commands and event ID from the TTC system to the RODs. The clock is sent via the back-of-crate (BOC) optocard The TIM passes the Busy from the RODs via a Busy module to the CTP in order to stop it sending triggers The TIM can send stand-alone clock, fast commands and event ID to the RODs under control of the local processor The TIM is configured by the local processor setting up its registers. These can be inspected by the local processor Ref :

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW4 SCT TIM Essential Model TTC Interface Module (TIM) Backplane Drivers Backplane Receiver ROD Crate Controller Registers Configuration & Control Read Out Drivers (RODs) Clock Fast Commands & Event ID Busy Read Out Drivers (RODs) Standalone Clock + Control Event ID FIFO TTCrx TTC System Optical Signals VME Slave Interface MRMW/JBL v Sequencer Busy OR, Mask & Monitor Busy

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW5 SCT TTC System The SCT has been allocated 4 partitions, each capable of running independently The TTCvi module receives global ATLAS Level-1 signals such as the LHC clock and Level-1 Accept triggers. It can be programmed to generate SCT specific signals like Front-End Reset and Calibrate, and to run stand-alone With only two ROD crates per partition, we use TTC VME Transmitter (TTCvx) modules instead of a TTC transmitter crate TTCex Encoder/Transmitter module delivers the optimum optical signal level The ROD Busy signals are combined into a Busy signal per partition, and then into the SCT Busy to the CTP in order to stop it sending triggers. Note that a partition Busy signal is input to both the SCT Busy and the Local Trigger box. Ref :

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW6 SCT Partitions of TTC and Busy JBL/(MRMW) v TIMCPU RODs 1-8RODs 9-16 TIMCPU RODs 1-8 RODs 9-16 BUSY TTCex 1a TTCvi 4TTCvi 3TTCvi 2TTCvi 1 LTP 4LTP 3LTP 2LTP 1 CPU CTP Link Local Trigger Partition 1 Crate 2 Busy Partition 1 Busy Global ATLAS Signals & SCT Busy TTCex 1bTTCex 2aTTCex 2b Crate 1