Asynchronous Counters

Slides:



Advertisements
Similar presentations
D Flip-Flop.
Advertisements

Synchronous Counters with SSI Gates
A presentation on Counters (second)
Counters.
Registers and Counters
Counters Chapter 17 Subject: Digital System Year: 2009.
Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.
Counters Mano & Kime Sections 5-4, 5-5. Counters Ripple Counter Synchronous Binary Counters –Design with D Flip-Flops –Design with J-K Flip-Flops Counters.
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
ENGIN112 L27: Counters November 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 27 Counters.
CS370 Counters. Overview °Counter: A register that goes through a prescribed series of states °Counters are important components in computers. °Counters.
C.S. Choy1 SEQUENTIAL LOGIC A circuit’s output depends on its previous state (condition) in addition to its current inputs The state of the circuit is.
Digital Logic Design Lecture 24. Announcements Homework 8 due today Exam 3 on Tuesday, 11/25. – Topics for exam are up on the course webpage.
M.S.P.V.L. Polytechnic College, Pavoorchatram
Sequential Circuit Introduction to Counter
What is shift register? A shift register is a digital memory circuit found in calculators, computers, and data-processing systems. Bits (binary digits)
Sequential Circuit  It is a type of logic circuit whose output depends not only on the present value of its input signals but on the past history of its.
Electronic Counters.
Counters  A counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred, often in relationship.
Design of Counters ..
A presentation on Counters
Counters.
SEQUENTIAL CIRCUITS USING TTL 74XX ICS
Asynchronous Counter © 2014 Project Lead The Way, Inc.Digital Electronics.
Counter Section 6.3.
1 Sequential Circuits Registers and Counters. 2 Master Slave Flip Flops.
Sequential Circuits Chapter 4 S. Dandamudi To be used with S. Dandamudi, “Fundamentals of Computer Organization and Design,” Springer,  S.
Registers and Counters
Synchronous Counters.
Registers and Counters
Asynchronous Counters with SSI Gates
CS1104 – Computer Organization Aaron Tan Tuck Choy School of Computing National University.
2017/4/24 CHAPTER 6 Counters Chapter 5 (Sections )
Synch 1.1 Synchronous Counters 1 ©Paul Godin Created January 2008.
Counter Classification Count modulus (MOD) – total number of states in the counter sequence Counter triggering technique – positive edge or negative edge.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 17 Dr. Shi Dept. of Electrical and Computer Engineering.
Digital Design Lectures 11 & 12 Shift Registers and Counters.
Asynch 1.1 Asynchronous Counters 1 ©Paul Godin Last Edit Sept 2009.
ECA1212 Introduction to Electrical & Electronics Engineering Chapter 9: Digital Electronics – Sequential Logic by Muhazam Mustapha, November 2011.
CHAPTER 8 - COUNTER -.
Synchronous Counters Synchronous digital counters have a common clock which results in all the flip-flops being triggered simultaneously. Consequently,
Sequential logic circuits
Flip Flop Chapter 15 Subject: Digital System Year: 2009.
COUNTERS Why do we need counters?
Basic terminology associated with counters Technician Series
3 BIT DOWN COUNTER SUBJECT: DIGITAL ELECTONICS CODE: COLLEGE: BVM ENGINEERING COLLEGE COLLEGE CODE:008 ELECTRONICS & TELECOMMUNICATION DEPT.
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
Logic Design (CE1111 ) Lecture 6 (Chapter 6) Registers &Counters Prepared by Dr. Lamiaa Elshenawy 1.
1 Registers A register is a group of n flip-flops each of them capable of storing one bit of information There are two types of registers: parallel and.
Digital Logic & Design Dr. Waseem Ikram Lecture No. 26.
Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.
Date: 01/12/2014 Asynchronous (Ripple) Counters Patel Siddhi P rd SEM Computer Science and Engneering B.M.C.E.T Subject Name: Digital Electronics.
FLIP FLOPS Binary unit capable of storing one bit – 0 or 1
SR Flip-Flop Negative Edge Triggered Flip-Flops The SR Flip-Flop
Introduction to Advanced Digital Design (14 Marks)
Asynchronous Counters with SSI Gates
Asynchronous Counters
EKT 221 : Digital 2 COUNTERS.
Sequential Logic Counters and Registers
FIGURE 5.1 Block diagram of sequential circuit
Sequential Circuit: Counter
Asynchronous Counters
D Flip-Flop.
Registers and Counters
Asynchronous Counters with SSI Gates
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN
CHAPTER 4 COUNTER.
Digital Logic Department of CNET Chapter-6
Digital Logic Department of CNET Chapter-6
Presentation transcript:

Asynchronous Counters

Lecture Overview Classifications of Counters Definitions Asynchronous Counter… J – K Flip Flops D Flip Flops Up Counters Down Counters Truncated Counters Design Example

Classifications of Counters Asynchronous Counters Only the first flip-flop is clocked by an external clock. All subsequent flip-flops are clocked by the output of the preceding flip-flop. Asynchronous counters are slower than synchronous counters because of the delay in the transmission of the pulses from flip-flop to flip-flop. Asynchronous counters are also called ripple-counters because of the way the clock pulse ripples it way through the flip-flops.

Classifications of Counters Synchronous Counters All flip-flops are clocked simultaneously by an external clock. Synchronous counters are faster than asynchronous counters because of the simultaneous clocking. Synchronous counters are an example of state machine design because they have a set of states and a set of transition rules for moving between those states after each clocked event.

States / Modulus / Flip-Flops The number of flip-flops determines the count limit or number of states. (STATES = 2 # of flip flops) The number of states used is called the MODULUS. For example, a Modulus-12 counter would count from 0 (0000) to 11 (1011) and requires four flip-flops (16 states - 12 used).

1 Bit Asynch-Counter / Modulus 2

2 Bit Asynch-Counter / Modulus 4

3 Bit Asynch-Counter / Modulus 8

The Ripple Effect… Q0 Q1 Q2

Ripple Effect…The Problem Q0 Q1 Q2 3 4 2

D Flip-Flop… Nothing Special About J-K

Six Examples Modulus 4 Up Counter with Negative Edge Triggered Flip-Flops Modulus 4 Down Counter with Negative Edge Triggered Flip-Flops Modulus 4 Up Counter with Positive Edge Triggered Flip-Flops Modulus 4 Down Counter with Positive Edge Triggered Flip-Flops Truncated Counter Counter Design

Up Counter w/ Negative Edge Flip-Flops

Down Counter w/ Negative Edge Flip-Flops

Up Counter w/ Positive Edge Flip-Flops

Down Counter w/ Positive Edge Flip-Flops

Truncating the Count… Modulus 6

Modulus-6 Counter

Asynchronous Counter Design Steps Select Type Up or Down Modules Select Flip-Flop Type J-K or D Positive Edge Trigger (PET) or Negative Edge Trigger (NET) Determine Number of Flip-Flops (2# Flip-Flop  Modules)

Asynchronous Counter Design Steps Design Basic Counters Same polarity for down counters: Opposite polarity for up counters: Design Limits Logic Input to logic is count that is one past the end of sequence.

Design Example Select Type Select Flip-Flop Type Up or Down Modules Select Flip-Flop Type J-K or D Positive Edge Trigger (PET) or Negative Edge Trigger (NET) Determine Number of Flip-Flops (2# Flip-Flop  Modules) MOD – 14 (0..13) 24 Flip-Flop  16

Design Example Design Basic Counters Design Limits Logic Same polarity for down counters: Opposite polarity for up counters: Design Limits Logic Input to logic is count that is one past the end of sequence. Limit 13+1 = 14 (1110)

Design Example…Solution